文件名称:state
介绍说明--下载内容均来自于网络,请自行研究使用
米勒解码器的状态转换模块。用verilog语言编写,ISE为开发环境-Miller decoder module of the state transition
(系统自动生成,下载前可以参看下载内容)
下载文件列表
state
.....\results.txt
.....\state.cmd_log
.....\state.ise
.....\state.ise_ISE_Backup
.....\state.lso
.....\state.ngc
.....\state.ngr
.....\state.prj
.....\state.stx
.....\state.syr
.....\state.v
.....\state.xst
.....\state_summary.html
.....\state_tb.ado
.....\state_tb.ano
.....\state_tb.ant
.....\state_tb.fdo
.....\state_tb.jhd
.....\state_tb.tbw
.....\state_tb.tfw
.....\state_tb.udo
.....\state_tb.xwv
.....\state_tb.xwv_bak
.....\state_tb_bencher.prj
.....\state_vhdl.prj
.....\transcript
.....\vsim.wlf
.....\work
.....\....\glbl
.....\....\....\verilog.asm
.....\....\....\_primary.dat
.....\....\....\_primary.vhd
.....\....\state
.....\....\.....\verilog.asm
.....\....\.....\_primary.dat
.....\....\.....\_primary.vhd
.....\....\state_tb
.....\....\........\verilog.asm
.....\....\........\_primary.dat
.....\....\........\_primary.vhd
.....\....\_info
.....\xst
.....\...\dump.xst
.....\...\........\state.prj
.....\...\........\.........\ngx
.....\...\........\.........\...\notopt
.....\...\........\.........\...\opt
.....\...\projnav.tmp
.....\...\work
.....\...\....\hdllib.ref
.....\...\....\vlg09
.....\...\....\.....\state.bin
.....\_xmsgs
.....\......\xst.xmsgs
.....\results.txt
.....\state.cmd_log
.....\state.ise
.....\state.ise_ISE_Backup
.....\state.lso
.....\state.ngc
.....\state.ngr
.....\state.prj
.....\state.stx
.....\state.syr
.....\state.v
.....\state.xst
.....\state_summary.html
.....\state_tb.ado
.....\state_tb.ano
.....\state_tb.ant
.....\state_tb.fdo
.....\state_tb.jhd
.....\state_tb.tbw
.....\state_tb.tfw
.....\state_tb.udo
.....\state_tb.xwv
.....\state_tb.xwv_bak
.....\state_tb_bencher.prj
.....\state_vhdl.prj
.....\transcript
.....\vsim.wlf
.....\work
.....\....\glbl
.....\....\....\verilog.asm
.....\....\....\_primary.dat
.....\....\....\_primary.vhd
.....\....\state
.....\....\.....\verilog.asm
.....\....\.....\_primary.dat
.....\....\.....\_primary.vhd
.....\....\state_tb
.....\....\........\verilog.asm
.....\....\........\_primary.dat
.....\....\........\_primary.vhd
.....\....\_info
.....\xst
.....\...\dump.xst
.....\...\........\state.prj
.....\...\........\.........\ngx
.....\...\........\.........\...\notopt
.....\...\........\.........\...\opt
.....\...\projnav.tmp
.....\...\work
.....\...\....\hdllib.ref
.....\...\....\vlg09
.....\...\....\.....\state.bin
.....\_xmsgs
.....\......\xst.xmsgs