文件名称:parityCHECK
介绍说明--下载内容均来自于网络,请自行研究使用
用VHDL实现3位二进制信息码的并行偶发生及校验电路-VHDL implementation with three parallel binary code information and calibration circuit even happened
(系统自动生成,下载前可以参看下载内容)
下载文件列表
parityCHECK
...........\parity_even1.vhd
...........\parity_even2.vhd
...........\parity_even1.vhd
...........\parity_even2.vhd