文件名称:verilog_intr
介绍说明－－下载内容均来自于网络，请自行研究使用
Verilog Overview
n Basic Structure of a Verilog Model
n Components of a Verilog Module
– Ports
– Data Types
– Assigning Values and Numbers
– Operators
– Behavioral Modeling
• Continuous Assignments
• Procedural Blocks
– Structural Modeling
n Summary: Verilog Environment-Verilog Overviewn Basic Structure of a Verilog Modeln Components of a Verilog Module-Ports-Data Types-Assigning Values and Numbers-Operators-Behavioral Modeling
n Basic Structure of a Verilog Model
n Components of a Verilog Module
– Ports
– Data Types
– Assigning Values and Numbers
– Operators
– Behavioral Modeling
• Continuous Assignments
• Procedural Blocks
– Structural Modeling
n Summary: Verilog Environment-Verilog Overviewn Basic Structure of a Verilog Modeln Components of a Verilog Module-Ports-Data Types-Assigning Values and Numbers-Operators-Behavioral Modeling
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog_intr.PDF