文件名称:vhdl
介绍说明－－下载内容均来自于网络，请自行研究使用
VHDL源码-VHDL source
(系统自动生成,下载前可以参看下载内容)
下载文件列表
VHDL
....\10_function
....\...........\10_bit_to_int.vhd
....\...........\README.TXT
....\1_ADDER
....\.......\1_ADDER
....\.......\.......\1_ADDER.exp
....\.......\.......\files
....\.......\.......\.....\L1.rpt
....\.......\.......\.....\L2.rpt
....\.......\.......\.....\L3.rpt
....\.......\.......\workdirs
....\.......\.......\........\aa
....\.......\.......\........\..\ADDER.sim
....\.......\.......\........\..\ADDER.syn
....\.......\.......\........\..\Anal.info
....\.......\.......\........\..\Anal.out
....\.......\.......\........\WORK
....\.......\.......\........\....\Anal.info
....\.......\.......\........\....\Anal.out
....\.......\.......\........\....\BIT_RTL_ADDER.sim
....\.......\.......\........\....\BIT_RTL_ADDER.syn
....\.......\1_adder.acf
....\.......\1_adder.hif
....\.......\1_adder.mmf
....\.......\1_ADDER.VHD
....\.......\bir_rtl_adder.acf
....\.......\bir_rtl_adder.hif
....\.......\bir_rtl_adder.mmf
....\.......\bir_rtl_adder.tdf
....\.......\bit_rtl_adder.acf
....\.......\bit_rtl_adder.hif
....\.......\bit_rtl_adder.mmf
....\.......\bit_rtl_adder.vhd
....\.......\LIB.DLS
....\.......\README.TXT
....\.......\U2268397.DLS
....\2_ADDER
....\.......\2_ADDER.VHD
....\.......\README.TXT
....\3_MUL
....\.....\3_MUL.VHD
....\.....\README.TXT
....\4_COMP
....\......\4_COMP.VHD
....\......\README.TXT
....\5_MUX2
....\......\5_MUX2.VHD
....\......\README.TXT
....\6_REG
....\.....\6_REG.VHD
....\.....\README.TXT
....\.....\waveperl.log
....\7_shiftreg
....\..........\7_MVL7_functions.vhd
....\..........\7_shiftreg.vhd
....\..........\7_synthesis_types.vhd
....\..........\7_test_vector.vhd
....\..........\7_TYPES.VHD
....\..........\README.TXT
....\8_BITPKG
....\........\8_BITPKG.VHD
....\........\8_bit_rtl_lib.vhd
....\........\README.TXT
....\9_MVL7_TYPES
....\............\9_MVL7_types.vhd
....\............\README.TXT
....\10_function
....\...........\10_bit_to_int.vhd
....\...........\README.TXT
....\1_ADDER
....\.......\1_ADDER
....\.......\.......\1_ADDER.exp
....\.......\.......\files
....\.......\.......\.....\L1.rpt
....\.......\.......\.....\L2.rpt
....\.......\.......\.....\L3.rpt
....\.......\.......\workdirs
....\.......\.......\........\aa
....\.......\.......\........\..\ADDER.sim
....\.......\.......\........\..\ADDER.syn
....\.......\.......\........\..\Anal.info
....\.......\.......\........\..\Anal.out
....\.......\.......\........\WORK
....\.......\.......\........\....\Anal.info
....\.......\.......\........\....\Anal.out
....\.......\.......\........\....\BIT_RTL_ADDER.sim
....\.......\.......\........\....\BIT_RTL_ADDER.syn
....\.......\1_adder.acf
....\.......\1_adder.hif
....\.......\1_adder.mmf
....\.......\1_ADDER.VHD
....\.......\bir_rtl_adder.acf
....\.......\bir_rtl_adder.hif
....\.......\bir_rtl_adder.mmf
....\.......\bir_rtl_adder.tdf
....\.......\bit_rtl_adder.acf
....\.......\bit_rtl_adder.hif
....\.......\bit_rtl_adder.mmf
....\.......\bit_rtl_adder.vhd
....\.......\LIB.DLS
....\.......\README.TXT
....\.......\U2268397.DLS
....\2_ADDER
....\.......\2_ADDER.VHD
....\.......\README.TXT
....\3_MUL
....\.....\3_MUL.VHD
....\.....\README.TXT
....\4_COMP
....\......\4_COMP.VHD
....\......\README.TXT
....\5_MUX2
....\......\5_MUX2.VHD
....\......\README.TXT
....\6_REG
....\.....\6_REG.VHD
....\.....\README.TXT
....\.....\waveperl.log
....\7_shiftreg
....\..........\7_MVL7_functions.vhd
....\..........\7_shiftreg.vhd
....\..........\7_synthesis_types.vhd
....\..........\7_test_vector.vhd
....\..........\7_TYPES.VHD
....\..........\README.TXT
....\8_BITPKG
....\........\8_BITPKG.VHD
....\........\8_bit_rtl_lib.vhd
....\........\README.TXT
....\9_MVL7_TYPES
....\............\9_MVL7_types.vhd
....\............\README.TXT