文件名称:serial_verilog1
介绍说明--下载内容均来自于网络,请自行研究使用
基于verilog hdl 的series 串口通信实现源码-Verilog hdl-based serial communication to achieve the series source
(系统自动生成,下载前可以参看下载内容)
下载文件列表
serial_verilog
..............\db
..............\..\serial_verilog.db_info
..............\..\serial_verilog.eco.cdb
..............\..\serial_verilog.sld_design_entry.sci
..............\serial.bsf
..............\serial.v
..............\serial_test.vhd
..............\serial_verilog.asm.rpt
..............\serial_verilog.bdf
..............\serial_verilog.cdf
..............\serial_verilog.done
..............\serial_verilog.fit.eqn
..............\serial_verilog.fit.rpt
..............\serial_verilog.fit.summary
..............\serial_verilog.flow.rpt
..............\serial_verilog.map.eqn
..............\serial_verilog.map.rpt
..............\serial_verilog.map.summary
..............\serial_verilog.pin
..............\serial_verilog.pof
..............\serial_verilog.qpf
..............\serial_verilog.qsf
..............\serial_verilog.qws
..............\serial_verilog.tan.rpt
..............\serial_verilog.tan.summary
..............\serial_verilog_assignment_defaults.qdf
..............\db
..............\..\serial_verilog.db_info
..............\..\serial_verilog.eco.cdb
..............\..\serial_verilog.sld_design_entry.sci
..............\serial.bsf
..............\serial.v
..............\serial_test.vhd
..............\serial_verilog.asm.rpt
..............\serial_verilog.bdf
..............\serial_verilog.cdf
..............\serial_verilog.done
..............\serial_verilog.fit.eqn
..............\serial_verilog.fit.rpt
..............\serial_verilog.fit.summary
..............\serial_verilog.flow.rpt
..............\serial_verilog.map.eqn
..............\serial_verilog.map.rpt
..............\serial_verilog.map.summary
..............\serial_verilog.pin
..............\serial_verilog.pof
..............\serial_verilog.qpf
..............\serial_verilog.qsf
..............\serial_verilog.qws
..............\serial_verilog.tan.rpt
..............\serial_verilog.tan.summary
..............\serial_verilog_assignment_defaults.qdf