文件名称:voltage_comp_verilog

  • 所属分类:
  • Windows编程
  • 资源属性:
  • [VHDL] [源码]
  • 上传时间:
  • 2012-11-26
  • 文件大小:
  • 1.56mb
  • 下载次数:
  • 0次
  • 提 供 者:
  • 魏**
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

实现对8通道模拟数据的高速采集,精度高,采用时分复用方法,避免的数据传输的错误。-8-channel to achieve high-speed analog data acquisition, high accuracy, using time-division multiplexing method, to avoid data transmission errors.
(系统自动生成,下载前可以参看下载内容)

下载文件列表

Voltage_Comp_Verilog

....................\COMP_SM.v

....................\constraint

....................\coreconsole

....................\designer

....................\........\impl1

....................\........\.....\designer_genhdl.log

....................\........\.....\simulation

....................\........\.....\TOP_CM.tcl

....................\hdl

....................\...\COMP_SM.v

....................\...\TOP_CM.v

....................\phy_synthesis

....................\simulation

....................\..........\AB_CM_acm_ram_R0C0.mem

....................\..........\AB_CM_assc_ram_R0C0.mem

....................\..........\AB_CM_smev_ram_R0C0.mem

....................\..........\AB_CM_smtr_ram_R0C0.mem

....................\..........\meminit.dat

....................\..........\modelsim.ini

....................\..........\modelsim.ini.sav

....................\..........\modelsim.log

....................\..........\NVM_CM.mem

....................\..........\presynth

....................\..........\........\@a@b_@c@m

....................\..........\........\.........\verilog.psm

....................\..........\........\.........\_primary.dat

....................\..........\........\.........\_primary.vhd

....................\..........\........\@a@b_@c@m_assc_ram

....................\..........\........\..................\verilog.psm

....................\..........\........\..................\_primary.dat

....................\..........\........\..................\_primary.vhd

....................\..........\........\@a@b_@c@m_assc_wrapper

....................\..........\........\......................\verilog.psm

....................\..........\........\......................\_primary.dat

....................\..........\........\......................\_primary.vhd

....................\..........\........\@a@b_@c@m_smev_ram

....................\..........\........\..................\verilog.psm

....................\..........\........\..................\_primary.dat

....................\..........\........\..................\_primary.vhd

....................\..........\........\@a@b_@c@m_smev_wrapper

....................\..........\........\......................\verilog.psm

....................\..........\........\......................\_primary.dat

....................\..........\........\......................\_primary.vhd

....................\..........\........\@a@b_@c@m_smtr_ram

....................\..........\........\..................\verilog.psm

....................\..........\........\..................\_primary.dat

....................\..........\........\..................\_primary.vhd

....................\..........\........\@a@b_@c@m_smtr_wrapper

....................\..........\........\......................\verilog.psm

....................\..........\........\......................\_primary.dat

....................\..........\........\......................\_primary.vhd

....................\..........\........\@a@s@s@c

....................\..........\........\........\verilog.psm

....................\..........\........\........\_primary.dat

....................\..........\........\........\_primary.vhd

....................\..........\........\@c@o@m@p_@s@m

....................\..........\........\.............\verilog.psm

....................\..........\........\.............\_primary.dat

....................\..........\........\.............\_primary.vhd

....................\..........\........\@i@n@i@t@c@f@g

....................\..........\........\..............\verilog.psm

....................\..........\........\..............\_primary.dat

....................\..........\........\..............\_primary.vhd

....................\..........\........\@i@n@i@t@c@f@g_@x@a

....................\..........\........\...................\verilog.psm

....................\..........\........\...................\_primary.dat

....................\..........\........\...................\_primary.vhd

....................\..........\........\@i@n@i@t@c@f@g_@x@b

....................\..........\........\............

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org