文件名称:Verilog_example_guide
介绍说明－－下载内容均来自于网络，请自行研究使用
详尽介绍了VERILOG编程过程中的组合逻辑和时序逻辑设计方法，同时对仿真程序的编程和使用也做了完美的讲解，便于快速学习掌握-Detailed descr iptions of the course of the VERILOG a combination of programming logic and sequential logic design, simulation program at the same time the use of programming and have also done a perfect explanation for the rapid study and master
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Verilog example guide.pdf