文件名称:61EDA_D721
介绍说明－－下载内容均来自于网络，请自行研究使用
8*8乘法器设计，和大家共享，互相学习，共同进步-8* 8 multiplier design, and for all to share and learn from each other and progress together
(系统自动生成,下载前可以参看下载内容)
下载文件列表
８＊８的乘法器verilog源代码
...........................\lpm_mul
...........................\.......\lpm.cr.mti
...........................\.......\lpm.mpf
...........................\.......\lpm_mult.v
...........................\.......\lpm_mult.v.bak
...........................\.......\lpm_multtest.v
...........................\.......\lpm_multtest.v.bak
...........................\.......\transcript
...........................\.......\vsim.wlf
...........................\.......\work
...........................\.......\....\lpm_mult
...........................\.......\....\........\verilog.psm
...........................\.......\....\........\_primary.dat
...........................\.......\....\........\_primary.vhd
...........................\.......\....\lpm_multest
...........................\.......\....\...........\verilog.psm
...........................\.......\....\...........\_primary.dat
...........................\.......\....\...........\_primary.vhd
...........................\.......\....\_info
...........................\使用说明请参看右侧注释====〉〉.txt
...........................\lpm_mul
...........................\.......\lpm.cr.mti
...........................\.......\lpm.mpf
...........................\.......\lpm_mult.v
...........................\.......\lpm_mult.v.bak
...........................\.......\lpm_multtest.v
...........................\.......\lpm_multtest.v.bak
...........................\.......\transcript
...........................\.......\vsim.wlf
...........................\.......\work
...........................\.......\....\lpm_mult
...........................\.......\....\........\verilog.psm
...........................\.......\....\........\_primary.dat
...........................\.......\....\........\_primary.vhd
...........................\.......\....\lpm_multest
...........................\.......\....\...........\verilog.psm
...........................\.......\....\...........\_primary.dat
...........................\.......\....\...........\_primary.vhd
...........................\.......\....\_info
...........................\使用说明请参看右侧注释====〉〉.txt