文件名称:DDR_SDRAM_controller
介绍说明－－下载内容均来自于网络，请自行研究使用
DDR SDRAM控制器的VHDL源代码，含详细设计文档。
The DDR, DCM, and SelectI/O™ features in the Virtex™ -II architecture make it the perfect
choice for implementing a controller of a Double Data Rate (DDR) SDRAM. The Digital Clock
Manager (DCM) provides the required Delay Locked Loop (DLL), Digital Phase Shift (DPS),
and Digital Frequency Synthesis (DFS) functions. This application note describes a controller
design for a 16-bit DDR SDRAM. The application note and reference design are enhanced
versions of XAPP200 targeted to the Virtex-II series of FPGAs. At a clock rate of 133 MHz,
16-bit data changes at both clock edges. The reference design is fully synthesizable and
achieves 133 MHz performance with automatic place and route tools.-DDR SDRAM controller VHDL source code, including detailed design documents. The DDR, DCM, and SelectI/O
The DDR, DCM, and SelectI/O™ features in the Virtex™ -II architecture make it the perfect
choice for implementing a controller of a Double Data Rate (DDR) SDRAM. The Digital Clock
Manager (DCM) provides the required Delay Locked Loop (DLL), Digital Phase Shift (DPS),
and Digital Frequency Synthesis (DFS) functions. This application note describes a controller
design for a 16-bit DDR SDRAM. The application note and reference design are enhanced
versions of XAPP200 targeted to the Virtex-II series of FPGAs. At a clock rate of 133 MHz,
16-bit data changes at both clock edges. The reference design is fully synthesizable and
achieves 133 MHz performance with automatic place and route tools.-DDR SDRAM controller VHDL source code, including detailed design documents. The DDR, DCM, and SelectI/O
相关搜索： ddr
dcm
ddr
sdram
ddr
controller
sdram
vhdl
ddr
sdram
controller
vhdl
code
vhdl
code
for
ddr
sdram
controller
program
to
test
ddr
sdram
controller
vhdl
Virtex-4
ddr
ii
dcm
ddr
sdram
ddr
controller
sdram
vhdl
ddr
sdram
controller
vhdl
code
vhdl
code
for
ddr
sdram
controller
program
to
test
ddr
sdram
controller
vhdl
Virtex-4
ddr
ii
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DDR SDRAM控制器2
................\ddr_verilog_xilinx
................\..................\define.v
................\..................\glbl.v
................\..................\mt46v4m16.v
................\..................\readme.txt
................\..................\string_decode_fn.v
................\..................\tb_top.v
................\..................\top.ucf
................\..................\top_func.v
................\ddr_xilinx.pdf
................\ddr_verilog_xilinx
................\..................\define.v
................\..................\glbl.v
................\..................\mt46v4m16.v
................\..................\readme.txt
................\..................\string_decode_fn.v
................\..................\tb_top.v
................\..................\top.ucf
................\..................\top_func.v
................\ddr_xilinx.pdf