文件名称:verilog_risc
介绍说明－－下载内容均来自于网络，请自行研究使用
RISC状态机由三个功能单元构成：处理器、控制器和存储器。
RISC状态机经优化可实现高效的流水线操作。
RISC 中的数据线为16位。
在数据存储器中的0到15的位置放置16个随机数，求16个数的和，放在数据存储器的16、17的位置，高位在前
对这16个数进行排序，从大到小放置在18到33的位置
求出前16个数的平均数，放在34的位置
基本指令有NOP, ADD, SUB, AND, RD, WR, BR,BC。
因为采用16位指令，有扩充的余地。-RISC state machine consists of three functional modules: processor, controller and memory. RISC state machine can be realized by optimizing the efficient pipelining. RISC data in line 16. In the data memory in the 0-15 position placed 16 random numbers, and the number 16 and, on the data memory of the 16,17 position, the previous high of 16 the number of these sort, smallest place in the 18-33 position to derive the average number of the top 16, on the location of 34 basic instructions are NOP, ADD, SUB, AND, RD, WR, BR, BC. Because the use of 16-bit instructions, there is room for expansion.
RISC状态机经优化可实现高效的流水线操作。
RISC 中的数据线为16位。
在数据存储器中的0到15的位置放置16个随机数，求16个数的和，放在数据存储器的16、17的位置，高位在前
对这16个数进行排序，从大到小放置在18到33的位置
求出前16个数的平均数，放在34的位置
基本指令有NOP, ADD, SUB, AND, RD, WR, BR,BC。
因为采用16位指令，有扩充的余地。-RISC state machine consists of three functional modules: processor, controller and memory. RISC state machine can be realized by optimizing the efficient pipelining. RISC data in line 16. In the data memory in the 0-15 position placed 16 random numbers, and the number 16 and, on the data memory of the 16,17 position, the previous high of 16 the number of these sort, smallest place in the 18-33 position to derive the average number of the top 16, on the location of 34 basic instructions are NOP, ADD, SUB, AND, RD, WR, BR, BC. Because the use of 16-bit instructions, there is room for expansion.
相关搜索： RISC
vhdl
risc
risc
processor
状态机
Risc
processor
average
number
processor
vhdl
16
bit
risc
vhdl
average
流水线
vhdl
risc
risc
processor
状态机
Risc
processor
average
number
processor
vhdl
16
bit
risc
vhdl
average
流水线
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog实现简单risc
...................\Address_Register.v
...................\Address_Register.v.bak
...................\Alu_RISC.v
...................\Alu_RISC.v.bak
...................\Clock_Unit .v
...................\Control_Unit.v
...................\Control_Unit.v.bak
...................\D_flop.v
...................\Instruction_Register.v
...................\Instruction_Register.v.bak
...................\Memory_Unit.v
...................\Memory_Unit.v.bak
...................\Multiplexer_3ch.v
...................\Multiplexer_3ch.v.bak
...................\Multiplexer_5ch.v
...................\Multiplexer_5ch.v.bak
...................\Processing_Unit.v
...................\Processing_Unit.v.bak
...................\Program_Counter.v
...................\Program_Counter.v.bak
...................\Register_Unit.v
...................\Register_Unit.v.bak
...................\risc.cr.mti
...................\risc.mpf
...................\risc1.cr.mti
...................\risc1.mpf
...................\RSIC_SPM.v
...................\RSIC_SPM.v.bak
...................\test_RISC_SPM.v
...................\test_RISC_SPM.v.bak
...................\transcript
...................\vsim.wlf
...................\work
...................\....\@address_@register
...................\....\..................\verilog.asm
...................\....\..................\_primary.dat
...................\....\..................\_primary.dbs
...................\....\..................\_primary.vhd
...................\....\@alu_@r@i@s@c
...................\....\.............\verilog.asm
...................\....\.............\_primary.dat
...................\....\.............\_primary.dbs
...................\....\.............\_primary.vhd
...................\....\@clock_@unit
...................\....\............\verilog.asm
...................\....\............\_primary.dat
...................\....\............\_primary.dbs
...................\....\............\_primary.vhd
...................\....\@control_@unit
...................\....\..............\verilog.asm
...................\....\..............\_primary.dat
...................\....\..............\_primary.dbs
...................\....\..............\_primary.vhd
...................\....\@d_flop
...................\....\.......\verilog.asm
...................\....\.......\_primary.dat
...................\....\.......\_primary.dbs
...................\....\.......\_primary.vhd
...................\....\@instruction_@register
...................\....\......................\verilog.asm
...................\....\......................\_primary.dat
...................\....\......................\_primary.dbs
...................\....\......................\_primary.vhd
...................\....\@memory_@unit
...................\....\.............\verilog.asm
...................\....\.............\_primary.dat
...................\....\.............\_primary.dbs
...................\....\.............\_primary.vhd
...................\....\@multiplexer_3ch
...................\....\................\verilog.asm
...................\....\................\_primary.dat
...................\....\................\_primary.dbs
...................\....\................\_primary.vhd
...................\....\@multiplexer_5ch
...................\....\................\verilog.asm
...................\....\................\_primary.dat
...................\....\................\_primary.dbs
...................\....\................\_primary.vhd
...................\....\@processing_@unit
...................\....\.................\verilog.asm
...................\....\.................\_primary.dat
...................\....\.................\_primary.dbs
...................\....\.................\_primary.vhd
...................\....\@program_@counter
...................\....\.................\verilog.asm
...................\....\.................\_primary.dat
...................\....\.................\_primary.dbs
...................\....\.................\_primary.vhd
...................\....\@r@i@s@c_@s@p@m
...................\....\
...................\Address_Register.v
...................\Address_Register.v.bak
...................\Alu_RISC.v
...................\Alu_RISC.v.bak
...................\Clock_Unit .v
...................\Control_Unit.v
...................\Control_Unit.v.bak
...................\D_flop.v
...................\Instruction_Register.v
...................\Instruction_Register.v.bak
...................\Memory_Unit.v
...................\Memory_Unit.v.bak
...................\Multiplexer_3ch.v
...................\Multiplexer_3ch.v.bak
...................\Multiplexer_5ch.v
...................\Multiplexer_5ch.v.bak
...................\Processing_Unit.v
...................\Processing_Unit.v.bak
...................\Program_Counter.v
...................\Program_Counter.v.bak
...................\Register_Unit.v
...................\Register_Unit.v.bak
...................\risc.cr.mti
...................\risc.mpf
...................\risc1.cr.mti
...................\risc1.mpf
...................\RSIC_SPM.v
...................\RSIC_SPM.v.bak
...................\test_RISC_SPM.v
...................\test_RISC_SPM.v.bak
...................\transcript
...................\vsim.wlf
...................\work
...................\....\@address_@register
...................\....\..................\verilog.asm
...................\....\..................\_primary.dat
...................\....\..................\_primary.dbs
...................\....\..................\_primary.vhd
...................\....\@alu_@r@i@s@c
...................\....\.............\verilog.asm
...................\....\.............\_primary.dat
...................\....\.............\_primary.dbs
...................\....\.............\_primary.vhd
...................\....\@clock_@unit
...................\....\............\verilog.asm
...................\....\............\_primary.dat
...................\....\............\_primary.dbs
...................\....\............\_primary.vhd
...................\....\@control_@unit
...................\....\..............\verilog.asm
...................\....\..............\_primary.dat
...................\....\..............\_primary.dbs
...................\....\..............\_primary.vhd
...................\....\@d_flop
...................\....\.......\verilog.asm
...................\....\.......\_primary.dat
...................\....\.......\_primary.dbs
...................\....\.......\_primary.vhd
...................\....\@instruction_@register
...................\....\......................\verilog.asm
...................\....\......................\_primary.dat
...................\....\......................\_primary.dbs
...................\....\......................\_primary.vhd
...................\....\@memory_@unit
...................\....\.............\verilog.asm
...................\....\.............\_primary.dat
...................\....\.............\_primary.dbs
...................\....\.............\_primary.vhd
...................\....\@multiplexer_3ch
...................\....\................\verilog.asm
...................\....\................\_primary.dat
...................\....\................\_primary.dbs
...................\....\................\_primary.vhd
...................\....\@multiplexer_5ch
...................\....\................\verilog.asm
...................\....\................\_primary.dat
...................\....\................\_primary.dbs
...................\....\................\_primary.vhd
...................\....\@processing_@unit
...................\....\.................\verilog.asm
...................\....\.................\_primary.dat
...................\....\.................\_primary.dbs
...................\....\.................\_primary.vhd
...................\....\@program_@counter
...................\....\.................\verilog.asm
...................\....\.................\_primary.dat
...................\....\.................\_primary.dbs
...................\....\.................\_primary.vhd
...................\....\@r@i@s@c_@s@p@m
...................\....\