文件名称:dfX8BLn9
介绍说明－－下载内容均来自于网络，请自行研究使用
是一個用verilog寫成的加法器電路,可把七個元件加起來-Is a written with Verilog adder circuit, can add up to seven components
(系统自动生成,下载前可以参看下载内容)
下载文件列表
divider_stg_1
.............\divider_stg_1.acf
.............\divider_stg_1.fit
.............\divider_stg_1.hex
.............\divider_stg_1.hif
.............\divider_stg_1.mmf
.............\divider_stg_1.ndb
.............\divider_stg_1.pin
.............\divider_stg_1.pof
.............\divider_stg_1.rpt
.............\divider_stg_1.snf
.............\divider_stg_1.sof
.............\divider_stg_1.sym
.............\divider_stg_1.ttf
.............\divider_stg_1.v
.............\LIB.DLS
.............\U4531509.DLS
.............\divider_stg_1.acf
.............\divider_stg_1.fit
.............\divider_stg_1.hex
.............\divider_stg_1.hif
.............\divider_stg_1.mmf
.............\divider_stg_1.ndb
.............\divider_stg_1.pin
.............\divider_stg_1.pof
.............\divider_stg_1.rpt
.............\divider_stg_1.snf
.............\divider_stg_1.sof
.............\divider_stg_1.sym
.............\divider_stg_1.ttf
.............\divider_stg_1.v
.............\LIB.DLS
.............\U4531509.DLS