文件名称:Allegro
介绍说明－－下载内容均来自于网络，请自行研究使用
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Allegro原理图和PCB
..................\FusionStarterKit_Board_DesignFiles
..................\..................................\FPGA硬仿真开发器.txt
..................\..................................\FusionStarterKit_Board_DesignFiles.rar
..................\..................................\s1715_assembly.rar
..................\PA3_StarterKit_FPGA_DF
..................\......................\FPGA_Design
..................\......................\...........\ADB_Files
..................\......................\...........\.........\A3P250.adb
..................\......................\...........\.........\A3PE600.adb
..................\......................\...........\.........\Emailing_ADB_Files.txt
..................\......................\...........\.........\README.txt
..................\......................\...........\constraint
..................\......................\...........\..........\TOP.pdc
..................\......................\...........\README.txt
..................\......................\...........\STAPL_Files
..................\......................\...........\...........\Emailing_STP_Files.txt
..................\......................\...........\...........\README.txt
..................\......................\...........\...........\TOP_A3P250.stp
..................\......................\...........\...........\TOP_A3PE600.stp
..................\......................\...........\stimulus
..................\......................\...........\........\BtimErrors.log
..................\......................\...........\........\test_tbench.bk
..................\......................\...........\........\test_tbench.btim
..................\......................\...........\........\test_tbench.vhd
..................\......................\...........\........\TOP.dsk
..................\......................\...........\........\TOP.hpj
..................\......................\...........\........\waveperl.log
..................\......................\...........\synthesis
..................\......................\...........\.........\.recordref
..................\......................\...........\.........\stdout.log
..................\......................\...........\.........\syntmp
..................\......................\...........\.........\......\sap.log
..................\......................\...........\.........\......\TOP.msg
..................\......................\...........\.........\......\TOP.plg
..................\......................\...........\.........\......\TOP_flink.htm
..................\......................\...........\.........\......\TOP_srr.htm
..................\......................\...........\.........\......\TOP_toc.htm
..................\......................\...........\.........\TOP.areasrr
..................\......................\...........\.........\TOP.edn
..................\......................\...........\.........\TOP.fse
..................\......................\...........\.........\TOP.htm
..................\......................\...........\.........\TOP.map
..................\......................\...........\.........\TOP.sap
..................\......................\...........\.........\TOP.sdf
..................\......................\...........\.........\TOP.srd
..................\......................\...........\.........\TOP.srm
..................\......................\...........\.........\TOP.srr
..................\......................\...........\.........\TOP.srs
..................\......................\...........\.........\TOP.tap
..................\......................\...........\.........\TOP.tlg
..................\......................\...........\.........\TOP.vhd
..................\......................\...........\.........\TOP_sdc.sdc
..................\......................\...........\.........\TOP_syn.prj
..................\......................\...........\.........\traplog.tlg
..................\......................\...........\VHDL_Files
..................\..................
..................\FusionStarterKit_Board_DesignFiles
..................\..................................\FPGA硬仿真开发器.txt
..................\..................................\FusionStarterKit_Board_DesignFiles.rar
..................\..................................\s1715_assembly.rar
..................\PA3_StarterKit_FPGA_DF
..................\......................\FPGA_Design
..................\......................\...........\ADB_Files
..................\......................\...........\.........\A3P250.adb
..................\......................\...........\.........\A3PE600.adb
..................\......................\...........\.........\Emailing_ADB_Files.txt
..................\......................\...........\.........\README.txt
..................\......................\...........\constraint
..................\......................\...........\..........\TOP.pdc
..................\......................\...........\README.txt
..................\......................\...........\STAPL_Files
..................\......................\...........\...........\Emailing_STP_Files.txt
..................\......................\...........\...........\README.txt
..................\......................\...........\...........\TOP_A3P250.stp
..................\......................\...........\...........\TOP_A3PE600.stp
..................\......................\...........\stimulus
..................\......................\...........\........\BtimErrors.log
..................\......................\...........\........\test_tbench.bk
..................\......................\...........\........\test_tbench.btim
..................\......................\...........\........\test_tbench.vhd
..................\......................\...........\........\TOP.dsk
..................\......................\...........\........\TOP.hpj
..................\......................\...........\........\waveperl.log
..................\......................\...........\synthesis
..................\......................\...........\.........\.recordref
..................\......................\...........\.........\stdout.log
..................\......................\...........\.........\syntmp
..................\......................\...........\.........\......\sap.log
..................\......................\...........\.........\......\TOP.msg
..................\......................\...........\.........\......\TOP.plg
..................\......................\...........\.........\......\TOP_flink.htm
..................\......................\...........\.........\......\TOP_srr.htm
..................\......................\...........\.........\......\TOP_toc.htm
..................\......................\...........\.........\TOP.areasrr
..................\......................\...........\.........\TOP.edn
..................\......................\...........\.........\TOP.fse
..................\......................\...........\.........\TOP.htm
..................\......................\...........\.........\TOP.map
..................\......................\...........\.........\TOP.sap
..................\......................\...........\.........\TOP.sdf
..................\......................\...........\.........\TOP.srd
..................\......................\...........\.........\TOP.srm
..................\......................\...........\.........\TOP.srr
..................\......................\...........\.........\TOP.srs
..................\......................\...........\.........\TOP.tap
..................\......................\...........\.........\TOP.tlg
..................\......................\...........\.........\TOP.vhd
..................\......................\...........\.........\TOP_sdc.sdc
..................\......................\...........\.........\TOP_syn.prj
..................\......................\...........\.........\traplog.tlg
..................\......................\...........\VHDL_Files
..................\..................