文件名称:cf_vhdl
介绍说明－－下载内容均来自于网络，请自行研究使用
CF VHDL
The CF+ design was designed using the timing diagrams of the Compact Flash specification rev. 1.4, Analog Devices ADSP-218xN DSP Microcomputer specification, and the Intel StrataFlash Memory 28F320J3 specification. -CF VHDLThe CF+ Design was designed using the timing diagrams of the Compact Flash specification rev. 1.4, Analog Devices ADSP-218xN DSP Microcomputer specification, and the Intel StrataFlash Memory 28F320J3 specification.
The CF+ design was designed using the timing diagrams of the Compact Flash specification rev. 1.4, Analog Devices ADSP-218xN DSP Microcomputer specification, and the Intel StrataFlash Memory 28F320J3 specification. -CF VHDLThe CF+ Design was designed using the timing diagrams of the Compact Flash specification rev. 1.4, Analog Devices ADSP-218xN DSP Microcomputer specification, and the Intel StrataFlash Memory 28F320J3 specification.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
attribute_memory.vhd
cf_plus.cxt
cf_plus.jed
cf_plus.npl
cf_plus.rpt
cf_plus.ucf
cf_plus.vcd
cf_plus.vhd
cf_plus_control.vhd
cis.vhd
dsp_interface.vhd
initfile.dat
readme.txt
testbench.vhd
test_func.do
test_post.do
timesim.vhd
upcnt6.vhd
wave_func.do
wave_post.do
cf_plus.cxt
cf_plus.jed
cf_plus.npl
cf_plus.rpt
cf_plus.ucf
cf_plus.vcd
cf_plus.vhd
cf_plus_control.vhd
cis.vhd
dsp_interface.vhd
initfile.dat
readme.txt
testbench.vhd
test_func.do
test_post.do
timesim.vhd
upcnt6.vhd
wave_func.do
wave_post.do