文件名称:shuma
介绍说明--下载内容均来自于网络,请自行研究使用
7段数码是纯组合电路,通常的小规模专用IC,如74或4000系列的器件只能作十进制BCD码译码,然而数字系统中的数据处理和运算都是2进制的,所以输出表达都是16进制的,为了满足16进制数的译码显示,最方便的方法就是利用VHDL译码程序在FPGA或CPLD中实现。本项实验很容易实现这一目的。例6-1作为7段BCD码译码器的设计,输出信号LED7S的7位分别接如图6-1数码管的7个段,高位在左,低位在右。例如当LED7S输出为 "1101101" 时,数码管的7个段:g、f、e、d、c、b、a分别接1、1、0、1、1、0、1,接有高电平的段发亮,于是数码管显示“5”。-err
相关搜索: 数码管
(系统自动生成,下载前可以参看下载内容)
下载文件列表
shuma
.....\Block1.bdf
.....\db
.....\..\mux_1hc.tdf
.....\..\mux_hfc.tdf
.....\..\prev_cmp_ym4_1.asm.qmsg
.....\..\prev_cmp_ym4_1.fit.qmsg
.....\..\prev_cmp_ym4_1.map.qmsg
.....\..\prev_cmp_ym4_1.sim.qmsg
.....\..\prev_cmp_ym4_1.tan.qmsg
.....\..\wed.wsf
.....\..\ym4_1.asm.qmsg
.....\..\ym4_1.cbx.xml
.....\..\ym4_1.cmp.bpm
.....\..\ym4_1.cmp.cdb
.....\..\ym4_1.cmp.ecobp
.....\..\ym4_1.cmp.hdb
.....\..\ym4_1.cmp.logdb
.....\..\ym4_1.cmp.rdb
.....\..\ym4_1.cmp.tdb
.....\..\ym4_1.cmp0.ddb
.....\..\ym4_1.cmp_bb.cdb
.....\..\ym4_1.cmp_bb.hdb
.....\..\ym4_1.cmp_bb.logdb
.....\..\ym4_1.cmp_bb.rcf
.....\..\ym4_1.dbp
.....\..\ym4_1.db_info
.....\..\ym4_1.eco.cdb
.....\..\ym4_1.fit.qmsg
.....\..\ym4_1.fnsim.cdb
.....\..\ym4_1.fnsim.hdb
.....\..\ym4_1.fnsim.qmsg
.....\..\ym4_1.hier_info
.....\..\ym4_1.hif
.....\..\ym4_1.map.bpm
.....\..\ym4_1.map.cdb
.....\..\ym4_1.map.ecobp
.....\..\ym4_1.map.hdb
.....\..\ym4_1.map.logdb
.....\..\ym4_1.map.qmsg
.....\..\ym4_1.map_bb.cdb
.....\..\ym4_1.map_bb.hdb
.....\..\ym4_1.map_bb.logdb
.....\..\ym4_1.pre_map.cdb
.....\..\ym4_1.pre_map.hdb
.....\..\ym4_1.psp
.....\..\ym4_1.pss
.....\..\ym4_1.rtlv.hdb
.....\..\ym4_1.rtlv_sg.cdb
.....\..\ym4_1.rtlv_sg_swap.cdb
.....\..\ym4_1.sgdiff.cdb
.....\..\ym4_1.sgdiff.hdb
.....\..\ym4_1.signalprobe.cdb
.....\..\ym4_1.sim.cvwf
.....\..\ym4_1.sim.hdb
.....\..\ym4_1.sim.qmsg
.....\..\ym4_1.sim.rdb
.....\..\ym4_1.sld_design_entry.sci
.....\..\ym4_1.sld_design_entry_dsc.sci
.....\..\ym4_1.syn_hier_info
.....\..\ym4_1.tan.qmsg
.....\prev_cmp_ym4_1.qmsg
.....\ym4_1.asm.rpt
.....\ym4_1.bsf
.....\ym4_1.done
.....\ym4_1.fit.rpt
.....\ym4_1.fit.smsg
.....\ym4_1.fit.summary
.....\ym4_1.flow.rpt
.....\ym4_1.map.rpt
.....\ym4_1.map.summary
.....\ym4_1.pin
.....\ym4_1.pof
.....\ym4_1.qpf
.....\ym4_1.qsf
.....\ym4_1.qws
.....\ym4_1.sim.rpt
.....\ym4_1.sof
.....\ym4_1.tan.rpt
.....\ym4_1.tan.summary
.....\ym4_1.vhd
.....\ym4_1.vhd.bak
.....\ym4_1.vwf
.....\Block1.bdf
.....\db
.....\..\mux_1hc.tdf
.....\..\mux_hfc.tdf
.....\..\prev_cmp_ym4_1.asm.qmsg
.....\..\prev_cmp_ym4_1.fit.qmsg
.....\..\prev_cmp_ym4_1.map.qmsg
.....\..\prev_cmp_ym4_1.sim.qmsg
.....\..\prev_cmp_ym4_1.tan.qmsg
.....\..\wed.wsf
.....\..\ym4_1.asm.qmsg
.....\..\ym4_1.cbx.xml
.....\..\ym4_1.cmp.bpm
.....\..\ym4_1.cmp.cdb
.....\..\ym4_1.cmp.ecobp
.....\..\ym4_1.cmp.hdb
.....\..\ym4_1.cmp.logdb
.....\..\ym4_1.cmp.rdb
.....\..\ym4_1.cmp.tdb
.....\..\ym4_1.cmp0.ddb
.....\..\ym4_1.cmp_bb.cdb
.....\..\ym4_1.cmp_bb.hdb
.....\..\ym4_1.cmp_bb.logdb
.....\..\ym4_1.cmp_bb.rcf
.....\..\ym4_1.dbp
.....\..\ym4_1.db_info
.....\..\ym4_1.eco.cdb
.....\..\ym4_1.fit.qmsg
.....\..\ym4_1.fnsim.cdb
.....\..\ym4_1.fnsim.hdb
.....\..\ym4_1.fnsim.qmsg
.....\..\ym4_1.hier_info
.....\..\ym4_1.hif
.....\..\ym4_1.map.bpm
.....\..\ym4_1.map.cdb
.....\..\ym4_1.map.ecobp
.....\..\ym4_1.map.hdb
.....\..\ym4_1.map.logdb
.....\..\ym4_1.map.qmsg
.....\..\ym4_1.map_bb.cdb
.....\..\ym4_1.map_bb.hdb
.....\..\ym4_1.map_bb.logdb
.....\..\ym4_1.pre_map.cdb
.....\..\ym4_1.pre_map.hdb
.....\..\ym4_1.psp
.....\..\ym4_1.pss
.....\..\ym4_1.rtlv.hdb
.....\..\ym4_1.rtlv_sg.cdb
.....\..\ym4_1.rtlv_sg_swap.cdb
.....\..\ym4_1.sgdiff.cdb
.....\..\ym4_1.sgdiff.hdb
.....\..\ym4_1.signalprobe.cdb
.....\..\ym4_1.sim.cvwf
.....\..\ym4_1.sim.hdb
.....\..\ym4_1.sim.qmsg
.....\..\ym4_1.sim.rdb
.....\..\ym4_1.sld_design_entry.sci
.....\..\ym4_1.sld_design_entry_dsc.sci
.....\..\ym4_1.syn_hier_info
.....\..\ym4_1.tan.qmsg
.....\prev_cmp_ym4_1.qmsg
.....\ym4_1.asm.rpt
.....\ym4_1.bsf
.....\ym4_1.done
.....\ym4_1.fit.rpt
.....\ym4_1.fit.smsg
.....\ym4_1.fit.summary
.....\ym4_1.flow.rpt
.....\ym4_1.map.rpt
.....\ym4_1.map.summary
.....\ym4_1.pin
.....\ym4_1.pof
.....\ym4_1.qpf
.....\ym4_1.qsf
.....\ym4_1.qws
.....\ym4_1.sim.rpt
.....\ym4_1.sof
.....\ym4_1.tan.rpt
.....\ym4_1.tan.summary
.....\ym4_1.vhd
.....\ym4_1.vhd.bak
.....\ym4_1.vwf