文件名称:VHDLserial
介绍说明－－下载内容均来自于网络，请自行研究使用
UART参考设计带缓存用于Xinlix用于FPGA-UART reference design with cache for Xinlix for FPGA
(系统自动生成,下载前可以参看下载内容)
下载文件列表
A6850.csf
A6850.psf
A6850.quartus
A6850.ssf
A6850.VHD
A6850TB2.VHD
A6850TOP.VHD
Altera Reference Design License Agreement.TXT
BRKMUX.VHD
BUS_CNTL.VHD
CNTL_REG.VHD
DATACNT.VHD
DATAMUX.VHD
DATCOUNT.VHD
Debug.fsf
ds6850.pdf
FRAMERR.VHD
MUX.VHD
PARGEN.VHD
PAR_TREE.VHD
RCV_REG.VHD
Release.fsf
RXCNTL.VHD
RXCNTLSM.VHD
RXCOUNT.VHD
RXSHFTRG.VHD
RX_STSRG.VHD
SRPARGEN.VHD
STSRG.VHD
TCNTL.VHD
TRANSM.VHD
TSHFTRG.VHD
TXCLKCNT.VHD
TX_STSRG.VHD
XMIT_REG.VHD
A6850.psf
A6850.quartus
A6850.ssf
A6850.VHD
A6850TB2.VHD
A6850TOP.VHD
Altera Reference Design License Agreement.TXT
BRKMUX.VHD
BUS_CNTL.VHD
CNTL_REG.VHD
DATACNT.VHD
DATAMUX.VHD
DATCOUNT.VHD
Debug.fsf
ds6850.pdf
FRAMERR.VHD
MUX.VHD
PARGEN.VHD
PAR_TREE.VHD
RCV_REG.VHD
Release.fsf
RXCNTL.VHD
RXCNTLSM.VHD
RXCOUNT.VHD
RXSHFTRG.VHD
RX_STSRG.VHD
SRPARGEN.VHD
STSRG.VHD
TCNTL.VHD
TRANSM.VHD
TSHFTRG.VHD
TXCLKCNT.VHD
TX_STSRG.VHD
XMIT_REG.VHD