文件名称:DS18B20_VHDL
介绍说明--下载内容均来自于网络,请自行研究使用
FPGA DS18B20 测试温度 VHDL源码 -FPGA DS18B20 test temperature VHDL source code
相关搜索: DS18B20
VHDL
ds18b20
ds18b20
fpga
FPGA
fpga
ds18B20
DS18B20
FP
vhdl
ds18b20
vhdl
DS18B20
FPGA
fpga
temperature
vhdl
VHDL
ds18b20
ds18b20
fpga
FPGA
fpga
ds18B20
DS18B20
FP
vhdl
ds18b20
vhdl
DS18B20
FPGA
fpga
temperature
vhdl
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DS18B20
.......\DS18B20.txt
.......\project1
.......\........\db
.......\........\..\project1.cbx.xml
.......\........\..\project1.cmp.rdb
.......\........\..\project1.dbp
.......\........\..\project1.db_info
.......\........\..\project1.eco.cdb
.......\........\..\project1.hier_info
.......\........\..\project1.hif
.......\........\..\project1.map.cdb
.......\........\..\project1.map.hdb
.......\........\..\project1.map.logdb
.......\........\..\project1.map.qmsg
.......\........\..\project1.pre_map.cdb
.......\........\..\project1.pre_map.hdb
.......\........\..\project1.psp
.......\........\..\project1.rtlv.hdb
.......\........\..\project1.rtlv_sg.cdb
.......\........\..\project1.rtlv_sg_swap.cdb
.......\........\..\project1.sgdiff.cdb
.......\........\..\project1.sgdiff.hdb
.......\........\..\project1.sld_design_entry.sci
.......\........\..\project1.sld_design_entry_dsc.sci
.......\........\..\project1.syn_hier_info
.......\........\project1.done
.......\........\project1.flow.rpt
.......\........\project1.map.rpt
.......\........\project1.map.summary
.......\........\project1.qpf
.......\........\project1.qsf
.......\........\project1.qws
.......\........\project1.vhd
.......\DS18B20.txt
.......\project1
.......\........\db
.......\........\..\project1.cbx.xml
.......\........\..\project1.cmp.rdb
.......\........\..\project1.dbp
.......\........\..\project1.db_info
.......\........\..\project1.eco.cdb
.......\........\..\project1.hier_info
.......\........\..\project1.hif
.......\........\..\project1.map.cdb
.......\........\..\project1.map.hdb
.......\........\..\project1.map.logdb
.......\........\..\project1.map.qmsg
.......\........\..\project1.pre_map.cdb
.......\........\..\project1.pre_map.hdb
.......\........\..\project1.psp
.......\........\..\project1.rtlv.hdb
.......\........\..\project1.rtlv_sg.cdb
.......\........\..\project1.rtlv_sg_swap.cdb
.......\........\..\project1.sgdiff.cdb
.......\........\..\project1.sgdiff.hdb
.......\........\..\project1.sld_design_entry.sci
.......\........\..\project1.sld_design_entry_dsc.sci
.......\........\..\project1.syn_hier_info
.......\........\project1.done
.......\........\project1.flow.rpt
.......\........\project1.map.rpt
.......\........\project1.map.summary
.......\........\project1.qpf
.......\........\project1.qsf
.......\........\project1.qws
.......\........\project1.vhd