文件名称:EXPT43_cnt10
介绍说明－－下载内容均来自于网络，请自行研究使用
基于fpga和sopc的用VHDL语言编写的EDA含异步清0和同步时钟使能的加法计数器-FPGA and SOPC based on the use of VHDL language with asynchronous EDA-ching 0 and synchronous clock so that the adder counter
(系统自动生成,下载前可以参看下载内容)
下载文件列表
EXPT43_cnt10
............\cmp_state.ini
............\cnt10.asm.rpt
............\CNT10.CDF
............\cnt10.done
............\cnt10.fit.eqn
............\cnt10.flow.rpt
............\cnt10.map.rpt
............\cnt10.map.summary
............\CNT10.PIN
............\CNT10.QPF
............\CNT10.QSF
............\CNT10.QWS
............\CNT10.SOF
............\CNT10.VHD
............\CNT10.VWF
............\CNT10B.VHD
............\FLATSCH.SXR
............\SIM.CFG
............\STP1.STP
............\TRI2.VHD
............\cmp_state.ini
............\cnt10.asm.rpt
............\CNT10.CDF
............\cnt10.done
............\cnt10.fit.eqn
............\cnt10.flow.rpt
............\cnt10.map.rpt
............\cnt10.map.summary
............\CNT10.PIN
............\CNT10.QPF
............\CNT10.QSF
............\CNT10.QWS
............\CNT10.SOF
............\CNT10.VHD
............\CNT10.VWF
............\CNT10B.VHD
............\FLATSCH.SXR
............\SIM.CFG
............\STP1.STP
............\TRI2.VHD