文件名称:CLA8
介绍说明－－下载内容均来自于网络，请自行研究使用
一个超前进位加法器的Verilog实现，内含测试文件，可以综合，非常有参考价值-A CLA of Verilog realize that contains the test documents, can be integrated and very useful
相关搜索： 超前进位加法器
(系统自动生成,下载前可以参看下载内容)
下载文件列表
CLA8
....\add8.cr.mti
....\add8.mpf
....\add8_tb.v
....\CLA8.cr.mti
....\CLA8.mpf
....\CLA8.v
....\transcript
....\vsim.wlf
....\work
....\....\add8
....\....\....\verilog.asm
....\....\....\_primary.dat
....\....\....\_primary.vhd
....\....\add8_tb
....\....\.......\verilog.asm
....\....\.......\_primary.dat
....\....\.......\_primary.vhd
....\....\cla4
....\....\....\verilog.asm
....\....\....\_primary.dat
....\....\....\_primary.vhd
....\....\pg4
....\....\...\verilog.asm
....\....\...\_primary.dat
....\....\...\_primary.vhd
....\....\sum4
....\....\....\verilog.asm
....\....\....\_primary.dat
....\....\....\_primary.vhd
....\....\_info
....\add8.cr.mti
....\add8.mpf
....\add8_tb.v
....\CLA8.cr.mti
....\CLA8.mpf
....\CLA8.v
....\transcript
....\vsim.wlf
....\work
....\....\add8
....\....\....\verilog.asm
....\....\....\_primary.dat
....\....\....\_primary.vhd
....\....\add8_tb
....\....\.......\verilog.asm
....\....\.......\_primary.dat
....\....\.......\_primary.vhd
....\....\cla4
....\....\....\verilog.asm
....\....\....\_primary.dat
....\....\....\_primary.vhd
....\....\pg4
....\....\...\verilog.asm
....\....\...\_primary.dat
....\....\...\_primary.vhd
....\....\sum4
....\....\....\verilog.asm
....\....\....\_primary.dat
....\....\....\_primary.vhd
....\....\_info