文件名称:systemverilog
介绍说明－－下载内容均来自于网络，请自行研究使用
systemverilog是新出现的一种高级硬件描述和验证语言，这里给出了一些书和文章还有使用vmm方法开发testbench的例子
相关搜索： systemverilog
verilog
书
verilog
testbench
system
verilog
verilog
systemverilog
coverage
example
DVE
systemverilog
snug06_cohen_sri_a
SystemVeril
verilog
书
verilog
testbench
system
verilog
verilog
systemverilog
coverage
example
DVE
systemverilog
snug06_cohen_sri_a
SystemVeril
(系统自动生成,下载前可以参看下载内容)
下载文件列表
2006-SNUG-Boston_standard_gotchas_paper.pdf
2a_TestbenchOverview.pdf
snug04_bromley_smith
....................\snug04_bromley_smith_paper.pdf
....................\snug04_bromley_smith_slides.pdf
....................\snug04_doulos_files
....................\...................\DoulosExamples
....................\...................\..............\source
....................\...................\..............\......\bus_if
....................\...................\..............\......\......\apb.v
....................\...................\..............\......\......\apb_assertions.v
....................\...................\..............\......\......\CORDIC_par_seq_APB.v
....................\...................\..............\......\......\fail.v
....................\...................\..............\......\common
....................\...................\..............\......\......\defs.v
....................\...................\..............\......\c_model
....................\...................\..............\......\.......\c_model.c
....................\...................\..............\......\.......\c_model.v
....................\...................\..............\......\par_seq
....................\...................\..............\......\.......\CORDIC_par_seq.v
....................\...................\..............\......\Testbench
....................\...................\..............\......\.........\CORDIC_par_seq_APB_modport_tf.v
....................\...................\..............\......\.........\CORDIC_par_seq_APB_testcase.v
....................\...................\..............\......\.........\CORDIC_par_seq_APB_test_master.v
....................\...................\..............\......\.........\CORDIC_par_seq_APB_test_master_RTL.v
....................\...................\..............\start_vcs_interactive
snug06_cohen_sri_aji
....................\Snugrelease
....................\...........\fifo_cmd_xactor.sv
....................\...........\fifo_common_include.sv
....................\...........\fifo_env.sv
....................\...........\fifo_gen_xactor.sv
....................\...........\fifo_if.sv
....................\...........\fifo_log_fmt.sv
....................\...........\fifo_mon_xactor.sv
....................\...........\fifo_pgm.sv
....................\...........\fifo_props.sv
....................\...........\fifo_rtl.sv
....................\...........\fifo_xactn.sv
....................\...........\top_tb.sv
....................\...........\vcs
....................\...........\...\dve_print.pdf
....................\...........\...\flist
....................\...........\...\Makefile
....................\...........\...\run021906.log
VMMing a SystemVerilog Testbench by Example.pdf
2a_TestbenchOverview.pdf
snug04_bromley_smith
....................\snug04_bromley_smith_paper.pdf
....................\snug04_bromley_smith_slides.pdf
....................\snug04_doulos_files
....................\...................\DoulosExamples
....................\...................\..............\source
....................\...................\..............\......\bus_if
....................\...................\..............\......\......\apb.v
....................\...................\..............\......\......\apb_assertions.v
....................\...................\..............\......\......\CORDIC_par_seq_APB.v
....................\...................\..............\......\......\fail.v
....................\...................\..............\......\common
....................\...................\..............\......\......\defs.v
....................\...................\..............\......\c_model
....................\...................\..............\......\.......\c_model.c
....................\...................\..............\......\.......\c_model.v
....................\...................\..............\......\par_seq
....................\...................\..............\......\.......\CORDIC_par_seq.v
....................\...................\..............\......\Testbench
....................\...................\..............\......\.........\CORDIC_par_seq_APB_modport_tf.v
....................\...................\..............\......\.........\CORDIC_par_seq_APB_testcase.v
....................\...................\..............\......\.........\CORDIC_par_seq_APB_test_master.v
....................\...................\..............\......\.........\CORDIC_par_seq_APB_test_master_RTL.v
....................\...................\..............\start_vcs_interactive
snug06_cohen_sri_aji
....................\Snugrelease
....................\...........\fifo_cmd_xactor.sv
....................\...........\fifo_common_include.sv
....................\...........\fifo_env.sv
....................\...........\fifo_gen_xactor.sv
....................\...........\fifo_if.sv
....................\...........\fifo_log_fmt.sv
....................\...........\fifo_mon_xactor.sv
....................\...........\fifo_pgm.sv
....................\...........\fifo_props.sv
....................\...........\fifo_rtl.sv
....................\...........\fifo_xactn.sv
....................\...........\top_tb.sv
....................\...........\vcs
....................\...........\...\dve_print.pdf
....................\...........\...\flist
....................\...........\...\Makefile
....................\...........\...\run021906.log
VMMing a SystemVerilog Testbench by Example.pdf