文件名称:usb1.1
介绍说明－－下载内容均来自于网络，请自行研究使用
USB 1.1的verilog代码，已通过fpga验证-USB 1.1 in Verilog code, has passed through FPGA verification
(系统自动生成,下载前可以参看下载内容)
下载文件列表
usb1.1
......\USB1_1 PHY
......\..........\timescale.v
......\..........\USB 1.1 PHY.txt
......\..........\usb_phy.v
......\..........\usb_rx_phy.v
......\..........\usb_tx_phy.v
......\usb1_1_deviceip
......\...............\doc
......\...............\...\read_me_1.1.txt
......\...............\...\read_me_1.2.txt
......\...............\...\sucess_story.txt
......\...............\RTL_code
......\...............\........\timescale.v
......\...............\........\usb1_core.v
......\...............\........\usb1_crc16.v
......\...............\........\usb1_crc5.v
......\...............\........\usb1_ctrl.v
......\...............\........\usb1_defines.v
......\...............\........\usb1_fifo2.v
......\...............\........\usb1_idma.v
......\...............\........\usb1_pa.v
......\...............\........\usb1_pd.v
......\...............\........\usb1_pe.v
......\...............\........\usb1_pl.v
......\...............\........\usb1_rom1.v
......\...............\........\usb1_utmi_if.v
......\...............\sim
......\...............\...\sim1.txt
......\...............\...\sim2.txt
......\...............\...\sim3.txt
......\...............\testbench
......\...............\.........\tests.v
......\...............\.........\tests_lib.v
......\...............\.........\test_bench_top.v
......\...............\.........\timescale.v
......\USB1_1 PHY
......\..........\timescale.v
......\..........\USB 1.1 PHY.txt
......\..........\usb_phy.v
......\..........\usb_rx_phy.v
......\..........\usb_tx_phy.v
......\usb1_1_deviceip
......\...............\doc
......\...............\...\read_me_1.1.txt
......\...............\...\read_me_1.2.txt
......\...............\...\sucess_story.txt
......\...............\RTL_code
......\...............\........\timescale.v
......\...............\........\usb1_core.v
......\...............\........\usb1_crc16.v
......\...............\........\usb1_crc5.v
......\...............\........\usb1_ctrl.v
......\...............\........\usb1_defines.v
......\...............\........\usb1_fifo2.v
......\...............\........\usb1_idma.v
......\...............\........\usb1_pa.v
......\...............\........\usb1_pd.v
......\...............\........\usb1_pe.v
......\...............\........\usb1_pl.v
......\...............\........\usb1_rom1.v
......\...............\........\usb1_utmi_if.v
......\...............\sim
......\...............\...\sim1.txt
......\...............\...\sim2.txt
......\...............\...\sim3.txt
......\...............\testbench
......\...............\.........\tests.v
......\...............\.........\tests_lib.v
......\...............\.........\test_bench_top.v
......\...............\.........\timescale.v