文件名称:vhdlpiano
介绍说明--下载内容均来自于网络,请自行研究使用
这是一个用vhdl写的电子琴的小程序(整个工程文件),希望对大家有所帮助-This is a flower with VHDL written by a small program (the whole project file), I hope all of you to help
(系统自动生成,下载前可以参看下载内容)
下载文件列表
piano
.....\counter.alr
.....\counter.ASX
.....\counter.bak
.....\counter.edf
.....\counter.ENT
.....\counter.ER
.....\counter.log
.....\counter.opt
.....\counter.vhd
.....\displayencoding.alr
.....\displayencoding.ASX
.....\displayencoding.bak
.....\displayencoding.edf
.....\displayencoding.ENT
.....\displayencoding.ER
.....\displayencoding.log
.....\displayencoding.opt
.....\displayencoding.vhd
.....\DPMCOMP.TMP
.....\...........\chips
.....\...........\.....\keysampling
.....\...........\.....\...........\keysampling.cst
.....\...........\.....\...........\keysampling.rpt
.....\...........\.....\...........\keysampling.ws
.....\...........\.....\keysampling_OPT
.....\...........\.....\...............\keysampling_OPT.cst
.....\...........\.....\...............\keysampling_OPT.rpt
.....\...........\.....\...............\keysampling_OPT.ws
.....\...........\DPMCOMP.TMP.exp
.....\...........\files
.....\...........\.....\L0.rpt
.....\...........\workdirs
.....\...........\........\WORK
.....\...........\........\....\Anal.info
.....\...........\........\....\Anal.out
.....\...........\........\....\keysampling.hnl
.....\...........\........\....\KEYSAMPLING.mra
.....\...........\........\....\keysampling.out
.....\...........\........\....\KEYSAMPLING.sim
.....\...........\........\....\keysampling.sts
.....\...........\........\....\KEYSAMPLING.syn
.....\...........\........\....\KEYSAMPLING__KEYSAMPLING_ARCH.sim
.....\...........\........\....\KEYSAMPLING__KEYSAMPLING_ARCH.syn
.....\ErrLog.log
.....\exp_EDIF.log
.....\fenpin10mtolow.alr
.....\fenpin10mtolow.ASX
.....\fenpin10mtolow.bak
.....\fenpin10mtolow.edf
.....\fenpin10mtolow.ENT
.....\fenpin10mtolow.ER
.....\fenpin10mtolow.log
.....\fenpin10mtolow.opt
.....\fenpin10mtolow.vhd
.....\fenpin64toclap.alr
.....\fenpin64toclap.ASX
.....\fenpin64toclap.bak
.....\fenpin64toclap.edf
.....\fenpin64toclap.ENT
.....\fenpin64toclap.ER
.....\fenpin64toclap.log
.....\fenpin64toclap.opt
.....\fenpin64toclap.vhd
.....\imp_EDIF.log
.....\keysampling.alr
.....\keysampling.ASX
.....\keysampling.bak
.....\keysampling.edf
.....\keysampling.ENT
.....\keysampling.ER
.....\keysampling.log
.....\keysampling.opt
.....\keysampling.vhd
.....\lib
.....\...\PIANO.BLK
.....\...\PIANO.DIR
.....\...\PIANO.FIG
.....\...\PIANO.FLG
.....\...\PIANO.GNR
.....\...\PIANO.HDR
.....\...\PIANO.ID
.....\...\PIANO.INI
.....\...\PIANO.MAP
.....\...\PIANO.MOD
.....\...\PIANO.PIN
.....\...\PIANO.SYM
.....\...\PIANO.SYN
.....\...\PIANO.VIS
.....\logiblox.ini
.....\netlist.log
.....\piano.alb
.....\piano.EDN
.....\piano.jed
.....\piano.prj
.....\counter.alr
.....\counter.ASX
.....\counter.bak
.....\counter.edf
.....\counter.ENT
.....\counter.ER
.....\counter.log
.....\counter.opt
.....\counter.vhd
.....\displayencoding.alr
.....\displayencoding.ASX
.....\displayencoding.bak
.....\displayencoding.edf
.....\displayencoding.ENT
.....\displayencoding.ER
.....\displayencoding.log
.....\displayencoding.opt
.....\displayencoding.vhd
.....\DPMCOMP.TMP
.....\...........\chips
.....\...........\.....\keysampling
.....\...........\.....\...........\keysampling.cst
.....\...........\.....\...........\keysampling.rpt
.....\...........\.....\...........\keysampling.ws
.....\...........\.....\keysampling_OPT
.....\...........\.....\...............\keysampling_OPT.cst
.....\...........\.....\...............\keysampling_OPT.rpt
.....\...........\.....\...............\keysampling_OPT.ws
.....\...........\DPMCOMP.TMP.exp
.....\...........\files
.....\...........\.....\L0.rpt
.....\...........\workdirs
.....\...........\........\WORK
.....\...........\........\....\Anal.info
.....\...........\........\....\Anal.out
.....\...........\........\....\keysampling.hnl
.....\...........\........\....\KEYSAMPLING.mra
.....\...........\........\....\keysampling.out
.....\...........\........\....\KEYSAMPLING.sim
.....\...........\........\....\keysampling.sts
.....\...........\........\....\KEYSAMPLING.syn
.....\...........\........\....\KEYSAMPLING__KEYSAMPLING_ARCH.sim
.....\...........\........\....\KEYSAMPLING__KEYSAMPLING_ARCH.syn
.....\ErrLog.log
.....\exp_EDIF.log
.....\fenpin10mtolow.alr
.....\fenpin10mtolow.ASX
.....\fenpin10mtolow.bak
.....\fenpin10mtolow.edf
.....\fenpin10mtolow.ENT
.....\fenpin10mtolow.ER
.....\fenpin10mtolow.log
.....\fenpin10mtolow.opt
.....\fenpin10mtolow.vhd
.....\fenpin64toclap.alr
.....\fenpin64toclap.ASX
.....\fenpin64toclap.bak
.....\fenpin64toclap.edf
.....\fenpin64toclap.ENT
.....\fenpin64toclap.ER
.....\fenpin64toclap.log
.....\fenpin64toclap.opt
.....\fenpin64toclap.vhd
.....\imp_EDIF.log
.....\keysampling.alr
.....\keysampling.ASX
.....\keysampling.bak
.....\keysampling.edf
.....\keysampling.ENT
.....\keysampling.ER
.....\keysampling.log
.....\keysampling.opt
.....\keysampling.vhd
.....\lib
.....\...\PIANO.BLK
.....\...\PIANO.DIR
.....\...\PIANO.FIG
.....\...\PIANO.FLG
.....\...\PIANO.GNR
.....\...\PIANO.HDR
.....\...\PIANO.ID
.....\...\PIANO.INI
.....\...\PIANO.MAP
.....\...\PIANO.MOD
.....\...\PIANO.PIN
.....\...\PIANO.SYM
.....\...\PIANO.SYN
.....\...\PIANO.VIS
.....\logiblox.ini
.....\netlist.log
.....\piano.alb
.....\piano.EDN
.....\piano.jed
.....\piano.prj