文件名称:PA3_StarterKit_FPGA_DF
介绍说明－－下载内容均来自于网络，请自行研究使用
ACTEL A3P StartKit FPGA开发全套文挡（含测试源码）-ACTEL A3P StartKit FPGA to develop a full set of text block (including the test source)
(系统自动生成,下载前可以参看下载内容)
下载文件列表
PA3_StarterKit_FPGA_DF
......................\FPGA_Design
......................\...........\ADB_Files
......................\...........\.........\A3P250.adb
......................\...........\.........\A3PE600.adb
......................\...........\.........\Emailing_ADB_Files.txt
......................\...........\.........\README.txt
......................\...........\constraint
......................\...........\..........\TOP.pdc
......................\...........\README.txt
......................\...........\STAPL_Files
......................\...........\...........\Emailing_STP_Files.txt
......................\...........\...........\README.txt
......................\...........\...........\TOP_A3P250.stp
......................\...........\...........\TOP_A3PE600.stp
......................\...........\stimulus
......................\...........\........\BtimErrors.log
......................\...........\........\test_tbench.bk
......................\...........\........\test_tbench.btim
......................\...........\........\test_tbench.vhd
......................\...........\........\TOP.dsk
......................\...........\........\TOP.hpj
......................\...........\........\waveperl.log
......................\...........\synthesis
......................\...........\.........\.recordref
......................\...........\.........\stdout.log
......................\...........\.........\syntmp
......................\...........\.........\......\sap.log
......................\...........\.........\......\TOP.msg
......................\...........\.........\......\TOP.plg
......................\...........\.........\......\TOP_flink.htm
......................\...........\.........\......\TOP_srr.htm
......................\...........\.........\......\TOP_toc.htm
......................\...........\.........\TOP.areasrr
......................\...........\.........\TOP.edn
......................\...........\.........\TOP.fse
......................\...........\.........\TOP.htm
......................\...........\.........\TOP.map
......................\...........\.........\TOP.sap
......................\...........\.........\TOP.sdf
......................\...........\.........\TOP.srd
......................\...........\.........\TOP.srm
......................\...........\.........\TOP.srr
......................\...........\.........\TOP.srs
......................\...........\.........\TOP.tap
......................\...........\.........\TOP.tlg
......................\...........\.........\TOP.vhd
......................\...........\.........\TOP_sdc.sdc
......................\...........\.........\TOP_syn.prj
......................\...........\.........\traplog.tlg
......................\...........\VHDL_Files
......................\...........\..........\binary_counter.vhd
......................\...........\..........\clockdiv.vhd
......................\...........\..........\count8.vhd
......................\...........\..........\Data_block.vhd
......................\...........\..........\Data_to_LCD.vhd
......................\...........\..........\LED_Flashing.vhd
......................\...........\..........\mux2.vhd
......................\...........\..........\my_clk_divider.vhd
......................\...........\..........\Top.vhd
......................\PA3_StarterKit_PCB_DF
......................\.....................\a3p1000_demo_source_files.zip
......................\.....................\PCB_Design
......................\.....................\..........\Board Layer PDF
......................\.....................\..........\...............\bottom6mirror_pa3_rev3.pdf
......................\.....................\..........\...............\bottom6_pa3_rev3.pdf
......................\.....................\..........\...............\pa3e_brd_silk_bottom_mirror.pdf
......................\.....................\..........\...............\pa3e_brd_silk_top.pdf
......................\.....................\..........\...............\README.txt
......................\.....................\..........\..
......................\FPGA_Design
......................\...........\ADB_Files
......................\...........\.........\A3P250.adb
......................\...........\.........\A3PE600.adb
......................\...........\.........\Emailing_ADB_Files.txt
......................\...........\.........\README.txt
......................\...........\constraint
......................\...........\..........\TOP.pdc
......................\...........\README.txt
......................\...........\STAPL_Files
......................\...........\...........\Emailing_STP_Files.txt
......................\...........\...........\README.txt
......................\...........\...........\TOP_A3P250.stp
......................\...........\...........\TOP_A3PE600.stp
......................\...........\stimulus
......................\...........\........\BtimErrors.log
......................\...........\........\test_tbench.bk
......................\...........\........\test_tbench.btim
......................\...........\........\test_tbench.vhd
......................\...........\........\TOP.dsk
......................\...........\........\TOP.hpj
......................\...........\........\waveperl.log
......................\...........\synthesis
......................\...........\.........\.recordref
......................\...........\.........\stdout.log
......................\...........\.........\syntmp
......................\...........\.........\......\sap.log
......................\...........\.........\......\TOP.msg
......................\...........\.........\......\TOP.plg
......................\...........\.........\......\TOP_flink.htm
......................\...........\.........\......\TOP_srr.htm
......................\...........\.........\......\TOP_toc.htm
......................\...........\.........\TOP.areasrr
......................\...........\.........\TOP.edn
......................\...........\.........\TOP.fse
......................\...........\.........\TOP.htm
......................\...........\.........\TOP.map
......................\...........\.........\TOP.sap
......................\...........\.........\TOP.sdf
......................\...........\.........\TOP.srd
......................\...........\.........\TOP.srm
......................\...........\.........\TOP.srr
......................\...........\.........\TOP.srs
......................\...........\.........\TOP.tap
......................\...........\.........\TOP.tlg
......................\...........\.........\TOP.vhd
......................\...........\.........\TOP_sdc.sdc
......................\...........\.........\TOP_syn.prj
......................\...........\.........\traplog.tlg
......................\...........\VHDL_Files
......................\...........\..........\binary_counter.vhd
......................\...........\..........\clockdiv.vhd
......................\...........\..........\count8.vhd
......................\...........\..........\Data_block.vhd
......................\...........\..........\Data_to_LCD.vhd
......................\...........\..........\LED_Flashing.vhd
......................\...........\..........\mux2.vhd
......................\...........\..........\my_clk_divider.vhd
......................\...........\..........\Top.vhd
......................\PA3_StarterKit_PCB_DF
......................\.....................\a3p1000_demo_source_files.zip
......................\.....................\PCB_Design
......................\.....................\..........\Board Layer PDF
......................\.....................\..........\...............\bottom6mirror_pa3_rev3.pdf
......................\.....................\..........\...............\bottom6_pa3_rev3.pdf
......................\.....................\..........\...............\pa3e_brd_silk_bottom_mirror.pdf
......................\.....................\..........\...............\pa3e_brd_silk_top.pdf
......................\.....................\..........\...............\README.txt
......................\.....................\..........\..