文件名称:quar42_CYC_DEMO_V2_test
介绍说明－－下载内容均来自于网络，请自行研究使用
eda 开发数字钟的设计具体编程代码和开发流程与设计图-EDA to develop digital clock design and development of specific programming code and design flow chart
(系统自动生成,下载前可以参看下载内容)
下载文件列表
quar42_CYC_DEMO_V2_test
.......................\all_01.acf
.......................\all_01.asm.rpt
.......................\all_01.bdf
.......................\all_01.cdf
.......................\all_01.done
.......................\all_01.dpf
.......................\all_01.fit.eqn
.......................\all_01.fit.rpt
.......................\all_01.fit.smsg
.......................\all_01.fit.summary
.......................\all_01.fld
.......................\all_01.flow.rpt
.......................\all_01.gdf
.......................\all_01.jam
.......................\all_01.jbc
.......................\all_01.map.eqn
.......................\all_01.map.rpt
.......................\all_01.map.summary
.......................\all_01.pin
.......................\all_01.pof
.......................\all_01.qpf
.......................\all_01.qsf
.......................\all_01.qws
.......................\all_01.sof
.......................\all_01.tan.rpt
.......................\all_01.tan.summary
.......................\all_01_assignment_defaults.qdf
.......................\clkv.acf
.......................\CLKV.sym
.......................\clkv.vhd
.......................\clock125.acf
.......................\clock125.scf
.......................\CLOCK125.sym
.......................\clock125.vhd
.......................\clock15.vhd
.......................\clock150.acf
.......................\clock150.scf
.......................\CLOCK150.sym
.......................\clock150.vhd
.......................\clock16.acf
.......................\clock16.scf
.......................\CLOCK16.sym
.......................\clock16.vhd
.......................\clock2.acf
.......................\CLOCK2.sym
.......................\clock2.vhd
.......................\clock2500.acf
.......................\CLOCK2500.sym
.......................\clock2500.vhd
.......................\clock4.vhd
.......................\clock40.bsf
.......................\CLOCK40.vhd
.......................\clock5.acf
.......................\CLOCK5.sym
.......................\clock5.vhd
.......................\clockall.acf
.......................\clockall.gdf
.......................\clockall.scf
.......................\clockall.sym
.......................\clockall_325.acf
.......................\clockall_325.gdf
.......................\clockall_325.scf
.......................\clockall_325.sym
.......................\clock_spk.acf
.......................\CLOCK_SPK.sym
.......................\CLOCK_SPK.vhd
.......................\cmp_state.ini
.......................\CYC_PLL.bsf
.......................\CYC_PLL.cmp
.......................\CYC_PLL.ppf
.......................\CYC_PLL.tdf
.......................\CYC_PLL_waveforms.html
.......................\db
.......................\..\all_01.asm.qmsg
.......................\..\all_01.cbx.xml
.......................\..\all_01.cmp.kpt
.......................\..\all_01.cmp.rdb
.......................\..\all_01.dbp
.......................\..\all_01.db_info
.......................\..\all_01.eco.cdb
.......................\..\all_01.fit.qmsg
.......................\..\all_01.hier_info
.......................\..\all_01.hif
.......................\..\all_01.map.hdb
.......................\..\all_01.map.qmsg
.......................\..\all_01.pre_map.hdb
.......................\..\all_01.psp
.......................\..\all_01.rtlv.hdb
.......................\..\all_01.rtlv_sg.cdb
.......................\..\all_01.rtlv_sg_swap.cdb
.......................\..\all_01.sgdiff.cdb
.......................\..\all_01.sgdiff.hdb
.......................\..\all_01.sld_design_entry.sci
.......................\..\all_01.sld_design_entry_dsc.sci
.......................\..\all_01.syn_hier_info
.......................\..\all_01.tan.qmsg
.......................\..\all_01_cmp.qrpt
.......................\..\cmp_state.ini
.......................\all_01.acf
.......................\all_01.asm.rpt
.......................\all_01.bdf
.......................\all_01.cdf
.......................\all_01.done
.......................\all_01.dpf
.......................\all_01.fit.eqn
.......................\all_01.fit.rpt
.......................\all_01.fit.smsg
.......................\all_01.fit.summary
.......................\all_01.fld
.......................\all_01.flow.rpt
.......................\all_01.gdf
.......................\all_01.jam
.......................\all_01.jbc
.......................\all_01.map.eqn
.......................\all_01.map.rpt
.......................\all_01.map.summary
.......................\all_01.pin
.......................\all_01.pof
.......................\all_01.qpf
.......................\all_01.qsf
.......................\all_01.qws
.......................\all_01.sof
.......................\all_01.tan.rpt
.......................\all_01.tan.summary
.......................\all_01_assignment_defaults.qdf
.......................\clkv.acf
.......................\CLKV.sym
.......................\clkv.vhd
.......................\clock125.acf
.......................\clock125.scf
.......................\CLOCK125.sym
.......................\clock125.vhd
.......................\clock15.vhd
.......................\clock150.acf
.......................\clock150.scf
.......................\CLOCK150.sym
.......................\clock150.vhd
.......................\clock16.acf
.......................\clock16.scf
.......................\CLOCK16.sym
.......................\clock16.vhd
.......................\clock2.acf
.......................\CLOCK2.sym
.......................\clock2.vhd
.......................\clock2500.acf
.......................\CLOCK2500.sym
.......................\clock2500.vhd
.......................\clock4.vhd
.......................\clock40.bsf
.......................\CLOCK40.vhd
.......................\clock5.acf
.......................\CLOCK5.sym
.......................\clock5.vhd
.......................\clockall.acf
.......................\clockall.gdf
.......................\clockall.scf
.......................\clockall.sym
.......................\clockall_325.acf
.......................\clockall_325.gdf
.......................\clockall_325.scf
.......................\clockall_325.sym
.......................\clock_spk.acf
.......................\CLOCK_SPK.sym
.......................\CLOCK_SPK.vhd
.......................\cmp_state.ini
.......................\CYC_PLL.bsf
.......................\CYC_PLL.cmp
.......................\CYC_PLL.ppf
.......................\CYC_PLL.tdf
.......................\CYC_PLL_waveforms.html
.......................\db
.......................\..\all_01.asm.qmsg
.......................\..\all_01.cbx.xml
.......................\..\all_01.cmp.kpt
.......................\..\all_01.cmp.rdb
.......................\..\all_01.dbp
.......................\..\all_01.db_info
.......................\..\all_01.eco.cdb
.......................\..\all_01.fit.qmsg
.......................\..\all_01.hier_info
.......................\..\all_01.hif
.......................\..\all_01.map.hdb
.......................\..\all_01.map.qmsg
.......................\..\all_01.pre_map.hdb
.......................\..\all_01.psp
.......................\..\all_01.rtlv.hdb
.......................\..\all_01.rtlv_sg.cdb
.......................\..\all_01.rtlv_sg_swap.cdb
.......................\..\all_01.sgdiff.cdb
.......................\..\all_01.sgdiff.hdb
.......................\..\all_01.sld_design_entry.sci
.......................\..\all_01.sld_design_entry_dsc.sci
.......................\..\all_01.syn_hier_info
.......................\..\all_01.tan.qmsg
.......................\..\all_01_cmp.qrpt
.......................\..\cmp_state.ini