文件名称:bbb
介绍说明－－下载内容均来自于网络，请自行研究使用
AVS运动补偿电路的VLSI设计与实现
提出了一种基于AVS标准的高效的运动补偿电路硬件结构，该设计采用了8 X 8块级流
水线操作，运动矢量归一化处理和插值滤波器组保证了流水线的高效运行以及硬件资源的最优
利用。采用Verilog语言完成了VLSI设计，并通过EDA软件给出仿真和综合结果。-AVS motion compensation circuit of VLSI Design and Implementation of a standard based on the AVS motion compensation circuit efficient hardware structure, the design used 8 X 8 block-level pipelining, the normalized motion vector processing and interpolation filter bank guarantee efficient operation of the pipeline, as well as the optimal use of hardware resources. Using Verilog language completed VLSI design and EDA software through simulation and synthesis results.
提出了一种基于AVS标准的高效的运动补偿电路硬件结构，该设计采用了8 X 8块级流
水线操作，运动矢量归一化处理和插值滤波器组保证了流水线的高效运行以及硬件资源的最优
利用。采用Verilog语言完成了VLSI设计，并通过EDA软件给出仿真和综合结果。-AVS motion compensation circuit of VLSI Design and Implementation of a standard based on the AVS motion compensation circuit efficient hardware structure, the design used 8 X 8 block-level pipelining, the normalized motion vector processing and interpolation filter bank guarantee efficient operation of the pipeline, as well as the optimal use of hardware resources. Using Verilog language completed VLSI design and EDA software through simulation and synthesis results.
相关搜索： AVS
verilog
motion
verilog
avs
veril
filter
bank
滤波器组
interpolation
verilog
interpolation
filter
verilog
流水线
VLSI
verilog
motion
verilog
avs
veril
filter
bank
滤波器组
interpolation
verilog
interpolation
filter
verilog
流水线
VLSI
(系统自动生成,下载前可以参看下载内容)
下载文件列表
AVS运动补偿电路的VLSI设计与实现.pdf