文件名称:fulleradder
介绍说明－－下载内容均来自于网络，请自行研究使用
本程序以Modelsim为开发平台，采用VHDL为开发语言，实现了简单的全加器．适合初学Modelsim的同行-Modelsim the procedures for the development of a platform for the development of VHDL language, achieving a simple full adder. Suitable for a novice counterparts Modelsim
(系统自动生成,下载前可以参看下载内容)
下载文件列表
FullAdder.cr.mti
FullAdder.mpf
FullAdder.vhd
FullAdder.vhd.bak
FullAdder1.cr.mti
FullAdder1.mpf
top.vhd
top.vhd.bak
vsim.wlf
wave.do
work
....\full_adder
....\..........\behavioral.dat
....\..........\_primary.dat
....\_info
....\_opt
....\....\work_full_adder_behavioral.asm
....\....\work__info
....\....\_deps
....\....\__model_tech_.._ieee__info
....\....\__model_tech_.._std__info
FullAdder.mpf
FullAdder.vhd
FullAdder.vhd.bak
FullAdder1.cr.mti
FullAdder1.mpf
top.vhd
top.vhd.bak
vsim.wlf
wave.do
work
....\full_adder
....\..........\behavioral.dat
....\..........\_primary.dat
....\_info
....\_opt
....\....\work_full_adder_behavioral.asm
....\....\work__info
....\....\_deps
....\....\__model_tech_.._ieee__info
....\....\__model_tech_.._std__info