文件名称:EXPT12_10_PHAS_PLL1
介绍说明--下载内容均来自于网络,请自行研究使用
VHDL 实现DDS的数字移相信号发生器的设计代码.直接解压打开就可以运行..自己写的代码-VHDL shifter DDS signal generator design code. Directly extract can run on open .. write their own code
(系统自动生成,下载前可以参看下载内容)
下载文件列表
EXPT12_10_PHAS_PLL1
...................\EXPT12_10_PHAS_PLL
...................\..................\ADDER10B.VHD
...................\..................\ADDER32B.VHD
...................\..................\cmp_state.ini
...................\..................\DATA
...................\..................\....\LUT10X10.HEX
...................\..................\....\LUT10X10.MIF
...................\..................\db
...................\..................\..\altsyncram_m9t.tdf
...................\..................\..\altsyncram_t5b2.tdf
...................\..................\..\cntr_kv8.tdf
...................\..................\..\cntr_pd8.tdf
...................\..................\..\dds_vhdl.db_info
...................\..................\..\dds_vhdl.eco.cdb
...................\..................\..\dds_vhdl.sld_design_entry.sci
...................\..................\..\dds_vhdl_cmp.qrpt
...................\..................\..\decode_9ie.tdf
...................\..................\dds_vhdl.asm.rpt
...................\..................\DDS_VHDL.CDF
...................\..................\dds_vhdl.done
...................\..................\dds_vhdl.fit.eqn
...................\..................\dds_vhdl.fit.rpt
...................\..................\dds_vhdl.fit.summary
...................\..................\dds_vhdl.flow.rpt
...................\..................\dds_vhdl.map.eqn
...................\..................\dds_vhdl.map.rpt
...................\..................\dds_vhdl.map.summary
...................\..................\DDS_VHDL.PIN
...................\..................\dds_vhdl.pof
...................\..................\DDS_VHDL.QPF
...................\..................\DDS_VHDL.QSF
...................\..................\DDS_VHDL.QWS
...................\..................\DDS_VHDL.SOF
...................\..................\dds_vhdl.tan.rpt
...................\..................\dds_vhdl.tan.summary
...................\..................\DDS_VHDL.VHD
...................\..................\dds_vhdl_assignment_defaults.qdf
...................\..................\PLL20.BSF
...................\..................\PLL20.VHD
...................\..................\README
...................\..................\......\readme.txt
...................\..................\REG10B.VHD
...................\..................\REG32B.VHD
...................\..................\SIN_ROM.VHD
...................\EXPT12_10_PHAS_PLL
...................\..................\ADDER10B.VHD
...................\..................\ADDER32B.VHD
...................\..................\cmp_state.ini
...................\..................\DATA
...................\..................\....\LUT10X10.HEX
...................\..................\....\LUT10X10.MIF
...................\..................\db
...................\..................\..\altsyncram_m9t.tdf
...................\..................\..\altsyncram_t5b2.tdf
...................\..................\..\cntr_kv8.tdf
...................\..................\..\cntr_pd8.tdf
...................\..................\..\dds_vhdl.db_info
...................\..................\..\dds_vhdl.eco.cdb
...................\..................\..\dds_vhdl.sld_design_entry.sci
...................\..................\..\dds_vhdl_cmp.qrpt
...................\..................\..\decode_9ie.tdf
...................\..................\dds_vhdl.asm.rpt
...................\..................\DDS_VHDL.CDF
...................\..................\dds_vhdl.done
...................\..................\dds_vhdl.fit.eqn
...................\..................\dds_vhdl.fit.rpt
...................\..................\dds_vhdl.fit.summary
...................\..................\dds_vhdl.flow.rpt
...................\..................\dds_vhdl.map.eqn
...................\..................\dds_vhdl.map.rpt
...................\..................\dds_vhdl.map.summary
...................\..................\DDS_VHDL.PIN
...................\..................\dds_vhdl.pof
...................\..................\DDS_VHDL.QPF
...................\..................\DDS_VHDL.QSF
...................\..................\DDS_VHDL.QWS
...................\..................\DDS_VHDL.SOF
...................\..................\dds_vhdl.tan.rpt
...................\..................\dds_vhdl.tan.summary
...................\..................\DDS_VHDL.VHD
...................\..................\dds_vhdl_assignment_defaults.qdf
...................\..................\PLL20.BSF
...................\..................\PLL20.VHD
...................\..................\README
...................\..................\......\readme.txt
...................\..................\REG10B.VHD
...................\..................\REG32B.VHD
...................\..................\SIN_ROM.VHD