文件名称:DDS_Power
介绍说明－－下载内容均来自于网络，请自行研究使用
FPGA上的VERILOG语言编程。通过查找表实现直接数字频率合成。在主控部分通过键盘选择正弦波，方波，三角波，斜波，以及四种波形的任意两种的叠加，以及四种波形的叠加；通过控制频率控制字C的大小，以控制输出波形频率，实现1Hz的微调；通过地址变换实现波形相位256级可调；通过DAC0832使波形幅值256级可调；通过FPGA内部RAM实现波形存储回放；并实现了每秒100HZ扫频。-FPGA on the verilog language programming. Lookup table through direct digital frequency synthesis. In part through the control of the keyboard to choose sine, square, triangle wave, sloping wave, and four arbitrary waveform two superposed and the stack of four waveform; by controlling the frequency control word on the size, in order to control the output waveform frequency, 1 Hz to achieve the fine-tuning; Address transform through waveform phase adjustable 256; DAC0832 so through waveform amplitude adjustable 256; FPGA through internal RAM to the waveform storage intervals; and achieve a 100 per second sweep 9999.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DDS
...\clock_d2.v
...\control.v
...\datachoose.v
...\DDS.v
...\LPM_SHIFTREa.v
...\LPM_SHIFTREa_bb.v
...\LPM_SHIFTREa_inst.v
...\MUX.v
...\MUX_bb.v
...\MUX_inst.v
...\RAM.v
...\RAM_bb.v
...\RAM_inst.v
...\risewave.v
...\romlookup.v
...\romlookup_bb.v
...\squwave.v
...\triawave.v
...\clock_d2.v
...\control.v
...\datachoose.v
...\DDS.v
...\LPM_SHIFTREa.v
...\LPM_SHIFTREa_bb.v
...\LPM_SHIFTREa_inst.v
...\MUX.v
...\MUX_bb.v
...\MUX_inst.v
...\RAM.v
...\RAM_bb.v
...\RAM_inst.v
...\risewave.v
...\romlookup.v
...\romlookup_bb.v
...\squwave.v
...\triawave.v