文件名称:Chapter5Sample
介绍说明－－下载内容均来自于网络，请自行研究使用
Chapter5Sample,FPGA嵌入式开发书籍的源码，其中含有USB控制器的设计-Chapter5Sample, FPGA embedded development books source code, containing USB controller design
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Chapter5Sample
..............\UART
..............\....\automake.log
..............\....\baudrate_generator.jhd
..............\....\baudrate_generator.vhd
..............\....\baudrate_generator_TB.jhd
..............\....\baudrate_generator_TB.vhd
..............\....\counter.jhd
..............\....\counter.vhd
..............\....\counter_TB.jhd
..............\....\counter_TB.vhd
..............\....\detector.jhd
..............\....\detector.vhd
..............\....\detector_TB.jhd
..............\....\detector_TB.vhd
..............\....\parity_verifier.jhd
..............\....\parity_verifier.vhd
..............\....\parity_verifier_TB.jhd
..............\....\parity_verifier_TB.vhd
..............\....\shift_register.jhd
..............\....\shift_register.vhd
..............\....\shift_register_TB.jhd
..............\....\shift_register_TB.vhd
..............\....\switch.jhd
..............\....\switch.vhd
..............\....\switch_bus.jhd
..............\....\switch_bus.vhd
..............\....\switch_bus_TB.jhd
..............\....\switch_bus_TB.vhd
..............\....\UART.npl
..............\....\uart_core.jhd
..............\....\uart_core.vhd
..............\....\UART_PACKAGE.vhd
..............\....\uart_top.jhd
..............\....\uart_top.vhd
..............\....\uart_top_tb.jhd
..............\....\uart_top_tb.vhd
..............\....\__projnav
..............\....\.........\p00p5000.kis
..............\....\.........\p00pi000.kis
..............\....\.........\p00pl000.kis
..............\....\.........\runXst_tcl.rsp
..............\....\__projnav.log
..............\使用说明.txt
..............\UART
..............\....\automake.log
..............\....\baudrate_generator.jhd
..............\....\baudrate_generator.vhd
..............\....\baudrate_generator_TB.jhd
..............\....\baudrate_generator_TB.vhd
..............\....\counter.jhd
..............\....\counter.vhd
..............\....\counter_TB.jhd
..............\....\counter_TB.vhd
..............\....\detector.jhd
..............\....\detector.vhd
..............\....\detector_TB.jhd
..............\....\detector_TB.vhd
..............\....\parity_verifier.jhd
..............\....\parity_verifier.vhd
..............\....\parity_verifier_TB.jhd
..............\....\parity_verifier_TB.vhd
..............\....\shift_register.jhd
..............\....\shift_register.vhd
..............\....\shift_register_TB.jhd
..............\....\shift_register_TB.vhd
..............\....\switch.jhd
..............\....\switch.vhd
..............\....\switch_bus.jhd
..............\....\switch_bus.vhd
..............\....\switch_bus_TB.jhd
..............\....\switch_bus_TB.vhd
..............\....\UART.npl
..............\....\uart_core.jhd
..............\....\uart_core.vhd
..............\....\UART_PACKAGE.vhd
..............\....\uart_top.jhd
..............\....\uart_top.vhd
..............\....\uart_top_tb.jhd
..............\....\uart_top_tb.vhd
..............\....\__projnav
..............\....\.........\p00p5000.kis
..............\....\.........\p00pi000.kis
..............\....\.........\p00pl000.kis
..............\....\.........\runXst_tcl.rsp
..............\....\__projnav.log
..............\使用说明.txt