文件名称:VHDL_lfsr_code
介绍说明－－下载内容均来自于网络，请自行研究使用
The objective of this projectis to design, model and simulate an autocorrelation
generator circuit using 4-bit LFSR. the register and LFSR will used D flip-flop and some
gates. By the autocorrelation concept, there should be 2 same length vectors, for calculating
the autocorrelation , we have to design the register for storing the original vector and the
shifter for make time delay.
-The objective of this projectis to design, model and simulate an autocorrelation generat or circuit using 4-bit LFSR. the register and LF SR will used D flip-flop and some gates. By the au tocorrelation concept, there should be two same length vectors, for calculating the autocorrelation. we have to design the register or for storing the iginal vector and the shifter for make time Abuelas y.
generator circuit using 4-bit LFSR. the register and LFSR will used D flip-flop and some
gates. By the autocorrelation concept, there should be 2 same length vectors, for calculating
the autocorrelation , we have to design the register for storing the original vector and the
shifter for make time delay.
-The objective of this projectis to design, model and simulate an autocorrelation generat or circuit using 4-bit LFSR. the register and LF SR will used D flip-flop and some gates. By the au tocorrelation concept, there should be two same length vectors, for calculating the autocorrelation. we have to design the register or for storing the iginal vector and the shifter for make time Abuelas y.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
VHDL_lfsr code
..............\and2.vhd
..............\auto.vhd
..............\comp.vhd
..............\cosc.vhd
..............\dff.vhd
..............\inv.vhd
..............\lfsr_a.vhd
..............\lfsr_b.vhd
..............\lfsr_vhdcode.htm
..............\or2.vhd
..............\reg.vhd
..............\reg_n.vhd
..............\shifter.vhd
..............\shifter_a.vhd
..............\shifter_b.vhd
..............\testbench.vhd
..............\testbencha.vhd
..............\testbench_a.vhd
..............\testbench_FA.vhd
..............\testbench_struc.vhd
..............\working_testbench.vhd
..............\xor2.vhd
..............\and2.vhd
..............\auto.vhd
..............\comp.vhd
..............\cosc.vhd
..............\dff.vhd
..............\inv.vhd
..............\lfsr_a.vhd
..............\lfsr_b.vhd
..............\lfsr_vhdcode.htm
..............\or2.vhd
..............\reg.vhd
..............\reg_n.vhd
..............\shifter.vhd
..............\shifter_a.vhd
..............\shifter_b.vhd
..............\testbench.vhd
..............\testbencha.vhd
..............\testbench_a.vhd
..............\testbench_FA.vhd
..............\testbench_struc.vhd
..............\working_testbench.vhd
..............\xor2.vhd