文件名称:uart_VHDL
介绍说明－－下载内容均来自于网络，请自行研究使用
uart的vhdl实现代码
分模块设计和状态机设计
不错的，用它没错-UART achieve the VHDL code modular design and state machine design good, the right to use it
分模块设计和状态机设计
不错的，用它没错-UART achieve the VHDL code modular design and state machine design good, the right to use it
相关搜索： uart
vhdl
uart
IIC
VHDL
VHDL实现UART-串口
VHDL
UART
vhdl
code
vhdl
uart
状态机
uart_vhdl
vhdl
code
for
uart
vhdl
uart
IIC
VHDL
VHDL实现UART-串口
VHDL
UART
vhdl
code
vhdl
uart
状态机
uart_vhdl
vhdl
code
for
uart
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uart_VHDL
.........\address_decode_rtl.vhd
.........\clock_divider.v
.........\control_operation_fsm.vhd
.........\cpu_interface_rtl.vhd
.........\serial_interface_rtl.vhd
.........\status_registers_rtl.vhd
.........\tester.v
.........\uart_tb.v
.........\uart_top_rtl.vhd
.........\xmit_rcv_control_fsm.vhd
.........\address_decode_rtl.vhd
.........\clock_divider.v
.........\control_operation_fsm.vhd
.........\cpu_interface_rtl.vhd
.........\serial_interface_rtl.vhd
.........\status_registers_rtl.vhd
.........\tester.v
.........\uart_tb.v
.........\uart_top_rtl.vhd
.........\xmit_rcv_control_fsm.vhd