文件名称:55593412100vhd
介绍说明－－下载内容均来自于网络，请自行研究使用
vhdl编程实例，一共有95个实例。
1_adder 2_adder 3_mul 4_comp 5_mux2 6_reg 7_shiftreg；
1_adder 2_adder 3_mul 4_comp 5_mux2 6_reg 7_shiftreg；
(系统自动生成,下载前可以参看下载内容)
下载文件列表
压缩包 : 1588387855593412100vhd.rar 列表 100vhdl例子\10_function\10_bit_to_int.vhd 100vhdl例子\10_function\README.TXT 100vhdl例子\10_function 100vhdl例子\11_wiredor\11_wiredor.vhd 100vhdl例子\11_wiredor\README.TXT 100vhdl例子\11_wiredor 100vhdl例子\12_convert\12_convert.vhd 100vhdl例子\12_convert\README.TXT 100vhdl例子\12_convert 100vhdl例子\13_SHL\13_SHL.VHD 100vhdl例子\13_SHL\README.TXT 100vhdl例子\13_SHL 100vhdl例子\14_MVL7_functions\14_MVL7_functions.vhd 100vhdl例子\14_MVL7_functions\README.TXT 100vhdl例子\14_MVL7_functions 100vhdl例子\15_MUX41\15_MUX41.VHD 100vhdl例子\15_MUX41\15_MVL7_functions.vhd 100vhdl例子\15_MUX41\15_MVL7_syn_types.vhd 100vhdl例子\15_MUX41\15_test_vectors_mux41.vhd 100vhdl例子\15_MUX41\15_TYPES.VHD 100vhdl例子\15_MUX41\README.TXT 100vhdl例子\15_MUX41 100vhdl例子\16_MUX\16_multiple_mux.vhd 100vhdl例子\16_MUX\16_MVL7_functions.vhd 100vhdl例子\16_MUX\16_test_vectors.vhd 100vhdl例子\16_MUX\16_TYPES.VHD 100vhdl例子\16_MUX\README.TXT 100vhdl例子\16_MUX\TYPES.VHD 100vhdl例子\16_MUX 100vhdl例子\17_parity\17_parity.vhd 100vhdl例子\17_parity\17_test_bench.vhd 100vhdl例子\17_parity\README.TXT 100vhdl例子\17_parity 100vhdl例子\18_LIB\18_tech_lib.vhd 100vhdl例子\18_LIB\18_test_lib.vhd 100vhdl例子\18_LIB\README.TXT 100vhdl例子\18_LIB 100vhdl例子\19_test_194\19_test_194.vhd 100vhdl例子\19_test_194 100vhdl例子\1_ADDER\1_ADDER\1_ADDER.exp 100vhdl例子\1_ADDER\1_ADDER\files\L1.rpt 100vhdl例子\1_ADDER\1_ADDER\files\L2.rpt 100vhdl例子\1_ADDER\1_ADDER\files\L3.rpt 100vhdl例子\1_ADDER\1_ADDER\files 100vhdl例子\1_ADDER\1_ADDER\workdirs\aa\ADDER.sim 100vhdl例子\1_ADDER\1_ADDER\workdirs\aa\ADDER.syn 100vhdl例子\1_ADDER\1_ADDER\workdirs\aa\Anal.info 100vhdl例子\1_ADDER\1_ADDER\workdirs\aa\Anal.out 100vhdl例子\1_ADDER\1_ADDER\workdirs\aa 100vhdl例子\1_ADDER\1_ADDER\workdirs\WORK\Anal.info 100vhdl例子\1_ADDER\1_ADDER\workdirs\WORK\Anal.out 100vhdl例子\1_ADDER\1_ADDER\workdirs\WORK\BIT_RTL_ADDER.sim 100vhdl例子\1_ADDER\1_ADDER\workdirs\WORK\BIT_RTL_ADDER.syn 100vhdl例子\1_ADDER\1_ADDER\workdirs\WORK 100vhdl例子\1_ADDER\1_ADDER\workdirs 100vhdl例子\1_ADDER\1_ADDER 100vhdl例子\1_ADDER\1_adder.acf 100vhdl例子\1_ADDER\1_adder.hif 100vhdl例子\1_ADDER\1_adder.mmf 100vhdl例子\1_ADDER\1_ADDER.VHD 100vhdl例子\1_ADDER\bir_rtl_adder.acf 100vhdl例子\1_ADDER\bir_rtl_adder.hif 100vhdl例子\1_ADDER\bir_rtl_adder.mmf 100vhdl例子\1_ADDER\bir_rtl_adder.tdf 100vhdl例子\1_ADDER\bit_rtl_adder.acf 100vhdl例子\1_ADDER\bit_rtl_adder.hif 100vhdl例子\1_ADDER\bit_rtl_adder.mmf 100vhdl例子\1_ADDER\bit_rtl_adder.vhd 100vhdl例子\1_ADDER\LIB.DLS 100vhdl例子\1_ADDER\README.TXT 100vhdl例子\1_ADDER\U2268397.DLS 100vhdl例子\1_ADDER 100vhdl例子\20_test_159\20_test_159.vhd 100vhdl例子\20_test_159 100vhdl例子\21_test_13a\21_test_13a.vhd 100vhdl例子\21_test_13a 100vhdl例子\22_deadlock\22_deadlock.vhd 100vhdl例子\22_deadlock 100vhdl例子\23_test_120\23_Test_120.vhd 100vhdl例子\23_test_120 100vhdl例子\24_test_195\24_test_195.vhd 100vhdl例子\24_test_195 100vhdl例子\25_test_1\25_test_1.vhd 100vhdl例子\25_test_1\25_test_1a.vhd 100vhdl例子\25_test_1 100vhdl例子\26_test_74s\26_test_74s.vhd 100vhdl例子\26_test_74s 100vhdl例子\27_test_16\27_test_16.vhd 100vhdl例子\27_test_16 100vhdl例子\28_test_64a\28_Test_64a.vhd 100vhdl例子\28_test_64a 100vhdl例子\29_test_35\29_Test_35.vhd 100vhdl例子\29_test_35 100vhdl例子\2_ADDER\2_ADDER.VHD 100vhdl例子\2_ADDER\README.TXT 100vhdl例子\2_ADDER 100vhdl例子\30_test_3\30_Test_3.vhd 100vhdl例子\30_test_3 100vhdl例子\31_test_35b\31_test_35b.vhd 100vhdl例子\31_test_35b 100vhdl例子\32_test_110b\32_test_110b.vhd 100vhdl例子\32_test_110b 100vhdl例子\33_comparer\33_COMP.VHD 100vhdl例子\33_comparer\33_comparer.vhd 100vhdl例子\33_comparer\33_SIMU.VHD 100vhdl例子\33_comparer\README.TXT 100vhdl例子\33_comparer 100vhdl例子\34_BUS\34_readwrite.VHD 100vhdl例子\34_BUS\34_readwrite_stim.vhd 100vhdl例子\34_BUS\README.TXT 100vhdl例子\34_BUS 100vhdl例子\35_486_bus\35_486_bus.vhd 100vhdl例子\35_486_bus\35_486_sys.vhd 100vhdl例子\35_486_bus\35_bit_pack.vhd 100vhdl例子\35_486_bus\35_bus_test.vhd 100vhdl例子\35_486_bus\35_ram_controller.vhd 100vhdl例子\35_486_bus\75_RAM.VHD 100vhdl例子\35_486_bus\README.TXT 100vhdl例子\35_486_bus 100vhdl例子\36_GCD\36_GCD.VHD 100vhdl例子\36_GCD\36_TEST.VHD 100vhdl例子\36_GCD\README.TXT 100vhdl例子\36_GCD 100vhdl例子\37_test_105\37_test_105.vhd 100vhdl例子\37_test_105 100vhdl例子\38_test_28\38_Test_28.vhd 100vhdl例子\38_test_28 100vhdl例子\39_wst0dp\39_wst0dp.vhd 100vhdl例子\39_wst0dp\README.TXT 100vhdl例子\39_wst0dp 100vhdl例子\3_MUL\3_MUL.VHD 100vhdl例子\3_MUL\README.TXT 100vhdl例子\3_MUL 100vhdl例子\40_generic_dec\40_generic_dec.vhd 100vhdl例子\40_generic_dec\README.TXT 100vhdl例子\40_generic_dec 100vhdl例子\41_generic_testbench\40_generic_dec.vhd 100vhdl例子\41_generic_testbench\41_generic_testbench.vhd 100vhdl例子\41_generic_testbench\README.TXT 100vhdl例子\41_generic_testbench 100vhdl例子\42_MIX\42_MIX.VHD 100vhdl例子\42_MIX\README.TXT 100vhdl例子\42_MIX 100vhdl例子\43_register\43_shift_reg.vhd 100vhdl例子\43_register\43_test_register.vhd 100vhdl例子\43_register\README.TXT 100vhdl例子\43_register 100vhdl例子\44_reg_counter\44_MVL7_functions.vhd 100vhdl例子\44_reg_counter\44_reg_counter.vhd 100vhdl例子\44_reg_counter\44_synthesis_types.vhd 100vhdl例子\44_reg_counter\44_test_vector.vhd 100vhdl例子\44_reg_counter\44_TYPES.VHD 100vhdl例子\44_reg_counter\README.TXT 100vhdl例子\44_reg_counter 100vhdl例子\45_test_63\45_test_63.vhd 100vhdl例子\45_test_63 100vhdl例子\46_generic\46_default_generic.vhd 100vhdl例子\46_generic\README.TXT 100vhdl例子\46_generic 100vhdl例子\47_CONST\47_const_test.vhd 100vhdl例子\47_CONST 100vhdl例子\48_test_18e\48_test_18e.vhd 100vhdl例子\48_test_18e 100vhdl例子\49_DELTA\49_TEST.VHD 100vhdl例子\49_DELTA 100vhdl例子\4_COMP\4_COMP.VHD 100vhdl例子\4_COMP\README.TXT 100vhdl例子\4_COMP 100vhdl例子\50_test_18e\50_test_18e.vhd 100vhdl例子\50_test_18e 100vhdl例子\51_test_113\51_test_113.vhd 100vhdl例子\51_test_113 100vhdl例子\52_divider\52_DIVIDER.vhd 100vhdl例子\52_divider\52_Divider_stim.vhd 100vhdl例子\52_divider\README.TXT 100vhdl例子\52_divider 100vhdl例子\53_counter\53_counter.vhd 100vhdl例子\53_counter\53_counter_testbench.vhd 100vhdl例子\53_counter\README.TXT 100vhdl例子\53_counter 100vhdl例子\54_display\54_display.vhd 100vhdl例子\54_display\54_display_stim.vhd 100vhdl例子\54_display\README.TXT 100vhdl例子\54_display 100vhdl例子\55_falsepath\55_falsepath.vhd 100vhdl例子\55_falsepath\55_falsepath_stim.vhd 100vhdl例子\55_falsepath\README.TXT 100vhdl例子\55_falsepath 100vhdl例子\56_prefetch\56_prefetch.vhd 100vhdl例子\56_prefetch\56_STIM.VHD 100vhdl例子\56_prefetch\56_Vhdl.vhd 100vhdl例子\56_prefetch\README.TXT 100vhdl例子\56_prefetch 100vhdl例子\57_instruction_dec\57_instruction_dec.vhd 100vhdl例子\57_instruction_dec 100vhdl例子\58_decoder\58_decoder.vhd 100vhdl例子\58_decoder 100vhdl例子\59_decoder\59_decoder.vhd 100vhdl例子\59_decoder 100vhdl例子\5_MUX2\5_MUX2.VHD 100vhdl例子\5_MUX2\README.TXT 100vhdl例子\5_MUX2 100vhdl例子\61_assign\61_assign.vhd 100vhdl例子\61_assign\61_Logic.vhd 100vhdl例子\61_assign\README.TXT 100vhdl例子\61_assign 100vhdl例子\62_GCD\62_GCD.VHD 100vhdl例子\62_GCD\62_gcd_stim.vhd 100vhdl例子\62_GCD\README.TXT 100vhdl例子\62_GCD 100vhdl例子\63_gcd_disp\63_gcd_disp.vhd 100vhdl例子\63_gcd_disp\63_STIM.VHD 100vhdl例子\63_gcd_disp\63_VHDL.VHD 100vhdl例子\63_gcd_disp\README.TXT 100vhdl例子\63_gcd_disp 100vhdl例子\64_TLC\64_test_vectors.vhd 100vhdl例子\64_TLC\64_TLC.VHD 100vhdl例子\64_TLC\README.TXT 100vhdl例子\64_TLC 100vhdl例子\65_conditioner\65_conditioner.VHD 100vhdl例子\65_conditioner\65_conditioner_stim.VHD 100vhdl例子\65_conditioner\README.TXT 100vhdl例子\65_conditioner 100vhdl例子\66_FIR\66_FIR.VHD 100vhdl例子\66_FIR\66_PACK.VHD 100vhdl例子\66_FIR\66_signed.vhd 100vhdl例子\66_FIR\66_testfir.vhd 100vhdl例子\66_FIR 100vhdl例子\67_ellipf\67_ellipf.vhd 100vhdl例子\67_ellipf\67_PACK.VHD 100vhdl例子\67_ellipf\67_test_vector.vhd 100vhdl例子\67_ellipf\README.TXT 100vhdl例子\67_ellipf 100vhdl例子\68_alarm_controller\68_alarm_controller.vhd 100vhdl例子\68_alarm_controller\68_tb_alarm_controller.vhd 100vhdl例子\68_alarm_controller\69_p_alarm_clock.vhd 100vhdl例子\68_alarm_controller\README.TXT 100vhdl例子\68_alarm_controller 100vhdl例子\69_decoder\69_decoder.vhd 100vhdl例子\69_decoder\69_p_alarm_clock.vhd 100vhdl例子\69_decoder\69_tb_decoder.vhd 100vhdl例子\69_decoder\README.TXT 100vhdl例子\69_decoder 100vhdl例子\6_REG\6_REG.VHD 100vhdl例子\6_REG\README.TXT 100vhdl例子\6_REG 100vhdl例子\70_alarm_buffer\69_p_alarm_clock.vhd 100vhdl例子\70_alarm_buffer\70_buffer.vhd 100vhdl例子\70_alarm_buffer\70_tb_buffer.vhd 100vhdl例子\70_alarm_buffer\README.TXT 100vhdl例子\70_alarm_buffer 100vhdl例子\71_alarm_counter\69_p_alarm_clock.vhd 100vhdl例子\71_alarm_counter\71_alarm_counter.vhd 100vhdl例子\71_alarm_counter\71_alarm_reg.vhd 100vhdl例子\71_alarm_counter\71_tb_alarm_counter.vhd 100vhdl例子\71_alarm_counter\71_tb_alarm_reg.vhd 100vhdl例子\71_alarm_counter\README.TXT 100vhdl例子\71_alarm_counter 100vhdl例子\72_alarm_display\69_p_alarm_clock.vhd 100vhdl例子\72_alarm_display\72_display_driver.vhd 100vhdl例子\72_alarm_display\72_tb_display_driver.vhd 100vhdl例子\72_alarm_display\README.TXT 100vhdl例子\72_alarm_display 100vhdl例子\73_alarm_fq\69_p_alarm_clock.vhd 100vhdl例子\73_alarm_fq\73_fq_divider.vhd 100vhdl例子\73_alarm_fq\73_tb_fq_divider.vhd 100vhdl例子\73_alarm_fq\README.TXT 100vhdl例子\73_alarm_fq 100vhdl例子\74_alarm_clock\69_p_alarm_clock.vhd 100vhdl例子\74_alarm_clock\74_alarm_clock.vhd 100vhdl例子\74_alarm_clock\74_tb_alarm_clock.vhd 100vhdl例子\74_alarm_clock\README.TXT 100vhdl例子\74_alarm_clock 100vhdl例子\75_RAM\35_bit_pack.vhd 100vhdl例子\75_RAM\75_RAM.VHD 100vhdl例子\75_RAM\README.TXT 100vhdl例子\75_RAM 100vhdl例子\76_PID\76_Fpu.vhd 100vhdl例子\76_PID\76_Pid.vhd 100vhdl例子\76_PID\76_pid_stim.vhd 100vhdl例子\76_PID\README.TXT 100vhdl例子\76_PID 100vhdl例子\77_NPS\README.TXT 100vhdl例子\77_NPS 100vhdl例子\78_alu_input\78_alu_inputs.vhd 100vhdl例子\78_alu_input\78_test_vectors.vhd 100vhdl例子\78_alu_input\README.TXT 100vhdl例子\78_alu_input 100vhdl例子\79_ALU\79_ALU.VHD 100vhdl例子\79_ALU\79_test_vectors.vhd 100vhdl例子\79_ALU\README.TXT 100vhdl例子\79_ALU 100vhdl例子\7_shiftreg\7_MVL7_functions.vhd 100vhdl例子\7_shiftreg\7_shiftreg.vhd 100vhdl例子\7_shiftreg\7_synthesis_types.vhd 100vhdl例子\7_shiftreg\7_test_vector.vhd 100vhdl例子\7_shiftreg\7_TYPES.VHD 100vhdl例子\7_shiftreg\README.TXT 100vhdl例子\7_shiftreg 100vhdl例子\80_MEM\80_MEM.VHD 100vhdl例子\80_MEM\80_mem_stim.vhd 100vhdl例子\80_MEM\README.TXT 100vhdl例子\80_MEM 100vhdl例子\81_Q_REG\81_Q_REG.VHD 100vhdl例子\81_Q_REG\81_q_reg_stim.vhd 100vhdl例子\81_Q_REG\README.TXT 100vhdl例子\81_Q_REG 100vhdl例子\82_output_shifter\82_output_and_shifter.vhd 100vhdl例子\82_output_shifter\82_output_shifter_stim.vhd 100vhdl例子\82_output_shifter\README.TXT 100vhdl例子\82_output_shifter 100vhdl例子\83_multiplexer\83_multiplexer.vhd 100vhdl例子\83_multiplexer\83_multiplexer_stim.vhd 100vhdl例子\83_multiplexer\README.TXT 100vhdl例子\83_multiplexer\滪 100vhdl例子\83_multiplexer 100vhdl例子\84_REG\84_REG.VHD 100vhdl例子\84_REG\84_reg_stim.vhd 100vhdl例子\84_REG\README.TXT 100vhdl例子\84_REG 100vhdl例子\85_UPC\85_UPC.VHD 100vhdl例子\85_UPC\85_upc_stim.vhd 100vhdl例子\85_UPC\README.TXT 100vhdl例子\85_UPC 100vhdl例子\86_STACK\86_STACK.VHD 100vhdl例子\86_STACK\86_stack_stim.vhd 100vhdl例子\86_STACK\README.TXT 100vhdl例子\86_STACK 100vhdl例子\87_control\87_control.vhd 100vhdl例子\87_control\87_control_stim.vhd 100vhdl例子\87_control\README.TXT 100vhdl例子\87_control 100vhdl例子\88_arms_counter\88_ARMS_COUNTER.vhd 100vhdl例子\88_arms_counter\88_arms_counter_stim.vhd 100vhdl例子\88_arms_counter\88_pack_2_0.vhd 100vhdl例子\88_arms_counter\README.TXT 100vhdl例子\88_arms_counter 100vhdl例子\89_full_adder\89_Full_adder.vhd 100vhdl例子\89_full_adder\89_full_adder_stim.vhd 100vhdl例子\89_full_adder\89_pack_2_0.vhd 100vhdl例子\89_full_adder\README.TXT 100vhdl例子\89_full_adder 100vhdl例子\8_BITPKG\8_BITPKG.VHD 100vhdl例子\8_BITPKG\8_bit_rtl_lib.vhd 100vhdl例子\8_BITPKG\README.TXT 100vhdl例子\8_BITPKG 100vhdl例子\90_WSS\90_wss_component.vhd 100vhdl例子\90_WSS\90_wss_coprocessor.vhd 100vhdl例子\90_WSS\90_wss_subtype.vhd 100vhdl例子\90_WSS\README.TXT 100vhdl例子\90_WSS 100vhdl例子\91_WSS\90_wss_component.vhd 100vhdl例子\91_WSS\90_wss_subtype.vhd 100vhdl例子\91_WSS\91_wss_mem_sequence.vhd 100vhdl例子\91_WSS\README.TXT 100vhdl例子\91_WSS 100vhdl例子\92_WSS\90_wss_component.vhd 100vhdl例子\92_WSS\90_wss_subtype.vhd 100vhdl例子\92_WSS\92_wss_stringreg.vhd 100vhdl例子\92_WSS\README.TXT 100vhdl例子\92_WSS 100vhdl例子\93_WSS\90_wss_component.vhd 100vhdl例子\93_WSS\90_wss_subtype.vhd 100vhdl例子\93_WSS\93_WSS.VHD 100vhdl例子\93_WSS\93_wss_top.vhd 100vhdl例子\93_WSS\README.TXT 100vhdl例子\93_WSS 100vhdl例子\94_SPARC\README.TXT 100vhdl例子\94_SPARC 100vhdl例子\9_MVL7_TYPES\9_MVL7_types.vhd 100vhdl例子\9_MVL7_TYPES\README.TXT 100vhdl例子\9_MVL7_TYPES 100vhdl例子\a.lsq 100vhdl例子\TEMP\chips\ALTERA 100vhdl例子\TEMP\chips\busis\busis.cst 100vhdl例子\TEMP\chips\busis\busis.rpt 100vhdl例子\TEMP\chips\busis\busis.trt 100vhdl例子\TEMP\chips\busis\busis.ws 100vhdl例子\TEMP\chips\busis 100vhdl例子\TEMP\chips\busis-Optimized\busis-Optimized.cst 100vhdl例子\TEMP\chips\busis-Optimized\busis-Optimized.rpt 100vhdl例子\TEMP\chips\busis-Optimized\busis-Optimized.ws 100vhdl例子\TEMP\chips\busis-Optimized 100vhdl例子\TEMP\chips\LPM 100vhdl例子\TEMP\chips\mul\mul.cst 100vhdl例子\TEMP\chips\mul\mul.rpt 100vhdl例子\TEMP\chips\mul\mul.trt 100vhdl例子\TEMP\chips\mul\mul.ws 100vhdl例子\TEMP\chips\mul 100vhdl例子\TEMP\chips\mul-1\mul-1.cst 100vhdl例子\TEMP\chips\mul-1\mul-1.rpt 100vhdl例子\TEMP\chips\mul-1\mul-1.trt 100vhdl例子\TEMP\chips\mul-1\mul-1.ws 100vhdl例子\TEMP\chips\mul-1 100vhdl例子\TEMP\chips\mul-2\mul-2.cst 100vhdl例子\TEMP\chips\mul-2\mul-2.rpt 100vhdl例子\TEMP\chips\mul-2\mul-2.trt 100vhdl例子\TEMP\chips\mul-2\mul-2.ws 100vhdl例子\TEMP\chips\mul-2 100vhdl例子\TEMP\chips\NAND2\nand2.acf 100vhdl例子\TEMP\chips\NAND2\NAND2.cst 100vhdl例子\TEMP\chips\NAND2\nand2.hif 100vhdl例子\TEMP\chips\NAND2\NAND2.rpt 100vhdl例子\TEMP\chips\NAND2\NAND2.trt 100vhdl例子\TEMP\chips\NAND2\NAND2.ws 100vhdl例子\TEMP\chips\NAND2 100vhdl例子\TEMP\chips\NAND2-1\NAND2-1.cst 100vhdl例子\TEMP\chips\NAND2-1\NAND2-1.rpt 100vhdl例子\TEMP\chips\NAND2-1\NAND2-1.trt 100vhdl例子\TEMP\chips\NAND2-1\NAND2-1.ws 100vhdl例子\TEMP\chips\NAND2-1 100vhdl例子\TEMP\chips\NAND2-1-Optimized\NAND2-1-Optimized.cst 100vhdl例子\TEMP\chips\NAND2-1-Optimized\NAND2-1-Optimized.rpt 100vhdl例子\TEMP\chips\NAND2-1-Optimized\NAND2-1-Optimized.ws 100vhdl例子\TEMP\chips\NAND2-1-Optimized 100vhdl例子\TEMP\chips\NAND2-Optimized\nand2-optimized.acf 100vhdl例子\TEMP\chips\NAND2-Optimized\NAND2-Optimized.cst 100vhdl例子\TEMP\chips\NAND2-Optimized\nand2-optimized.hif 100vhdl例子\TEMP\chips\NAND2-Optimized\NAND2-Optimized.rpt 100vhdl例子\TEMP\chips\NAND2-Optimized\NAND2-Optimized.trt 100vhdl例子\TEMP\chips\NAND2-Optimized\NAND2-Optimized.ws 100vhdl例子\TEMP\chips\NAND2-Optimized 100vhdl例子\TEMP\chips 100vhdl例子\TEMP\files\L1.rpt 100vhdl例子\TEMP\files\L2.rpt 100vhdl例子\TEMP\files\L3.rpt 100vhdl例子\TEMP\files 100vhdl例子\TEMP\hjb\AND2.sym 100vhdl例子\TEMP\hjb\chips\ALTERA 100vhdl例子\TEMP\hjb\chips\busis\busis.cst 100vhdl例子\TEMP\hjb\chips\busis\busis.rpt 100vhdl例子\TEMP\hjb\chips\busis\busis.trt 100vhdl例子\TEMP\hjb\chips\busis\busis.ws 100vhdl例子\TEMP\hjb\chips\busis 100vhdl例子\TEMP\hjb\chips\busis-Optimized\busis-Optimized.cst 100vhdl例子\TEMP\hjb\chips\busis-Optimized\busis-Optimized.rpt 100vhdl例子\TEMP\hjb\chips\busis-Optimized\busis-Optimized.trt 100vhdl例子\TEMP\hjb\chips\busis-Optimized\busis-Optimized.ws 100vhdl例子\TEMP\hjb\chips\busis-Optimized 100vhdl例子\TEMP\hjb\chips\count60\count60.cst 100vhdl例子\TEMP\hjb\chips\count60\count60.rpt 100vhdl例子\TEMP\hjb\chips\count60\count60.trt 100vhdl例子\TEMP\hjb\chips\count60\count60.ws 100vhdl例子\TEMP\hjb\chips\count60 100vhdl例子\TEMP\hjb\chips\count60-1\count60-1.cst 100vhdl例子\TEMP\hjb\chips\count60-1\count60-1.rpt 100vhdl例子\TEMP\hjb\chips\count60-1\count60-1.trt 100vhdl例子\TEMP\hjb\chips\count60-1\count60-1.ws 100vhdl例子\TEMP\hjb\chips\count60-1 100vhdl例子\TEMP\hjb\chips\count60-1-Optimized\count60-1-Optimized.cst 100vhdl例子\TEMP\hjb\chips\count60-1-Optimized\count60-1-Optimized.rpt 100vhdl例子\TEMP\hjb\chips\count60-1-Optimized\count60-1-Optimized.ws 100vhdl例子\TEMP\hjb\chips\count60-1-Optimized 100vhdl例子\TEMP\hjb\chips\count60-2\count60-2.cst 100vhdl例子\TEMP\hjb\chips\count60-2\count60-2.rpt 100vhdl例子\TEMP\hjb\chips\count60-2\count60-2.trt 100vhdl例子\TEMP\hjb\chips\count60-2\count60-2.ws 100vhdl例子\TEMP\hjb\chips\count60-2 100vhdl例子\TEMP\hjb\chips\count60-2-Optimized\count60-2-Optimized.cst 100vhdl例子\TEMP\hjb\chips\count60-2-Optimized\count60-2-Optimized.rpt 100vhdl例子\TEMP\hjb\chips\count60-2-Optimized\count60-2-Optimized.ws 100vhdl例子\TEMP\hjb\chips\count60-2-Optimized 100vhdl例子\TEMP\hjb\chips\count60-Optimized\count60-Optimized.cst 100vhdl例子\TEMP\hjb\chips\count60-Optimized\count60-Optimized.rpt 100vhdl例子\TEMP\hjb\chips\count60-Optimized\count60-Optimized.ws 100vhdl例子\TEMP\hjb\chips\count60-Optimized 100vhdl例子\TEMP\hjb\chips\decod3_8\decod3_8.cst 100vhdl例子\TEMP\hjb\chips\decod3_8\decod3_8.rpt 100vhdl例子\TEMP\hjb\chips\decod3_8\decod3_8.trt 100vhdl例子\TEMP\hjb\chips\decod3_8\decod3_8.ws 100vhdl例子\TEMP\hjb\chips\decod3_8 100vhdl例子\TEMP\hjb\chips\decod3_8-Optimized\decod3_8-Optimized.cst 100vhdl例子\TEMP\hjb\chips\decod3_8-Optimized\decod3_8-Optimized.rpt 100vhdl例子\TEMP\hjb\chips\decod3_8-Optimized\decod3_8-Optimized.ws 100vhdl例子\TEMP\hjb\chips\decod3_8-Optimized 100vhdl例子\TEMP\hjb\chips\INV\inv.acf 100vhdl例子\TEMP\hjb\chips\INV\INV.cst 100vhdl例子\TEMP\hjb\chips\INV\inv.hif 100vhdl例子\TEMP\hjb\chips\INV\INV.rpt 100vhdl例子\TEMP\hjb\chips\INV\INV.trt 100vhdl例子\TEMP\hjb\chips\INV\INV.ws 100vhdl例子\TEMP\hjb\chips\INV 100vhdl例子\TEMP\hjb\chips\INV-Optimized\INV-Optimized.cst 100vhdl例子\TEMP\hjb\chips\INV-Optimized\INV-Optimized.rpt 100vhdl例子\TEMP\hjb\chips\INV-Optimized\INV-Optimized.trt 100vhdl例子\TEMP\hjb\chips\INV-Optimized\INV-Optimized.ws 100vhdl例子\TEMP\hjb\chips\INV-Optimized 100vhdl例子\TEMP\hjb\chips\LPM 100vhdl例子\TEMP\hjb\chips\temp1\temp1.cst 100vhdl例子\TEMP\hjb\chips\temp1\temp1.rpt 100vhdl例子\TEMP\hjb\chips\temp1\temp1.trt 100vhdl例子\TEMP\hjb\chips\temp1\temp1.ws 100vhdl例子\TEMP\hjb\chips\temp1 100vhdl例子\TEMP\hjb\chips\temp1-1\temp1-1.cst 100vhdl例子\TEMP\hjb\chips\temp1-1\temp1-1.rpt 100vhdl例子\TEMP\hjb\chips\temp1-1\temp1-1.trt 100vhdl例子\TEMP\hjb\chips\temp1-1\temp1-1.ws 100vhdl例子\TEMP\hjb\chips\temp1-1 100vhdl例子\TEMP\hjb\chips\temp1-1-Optimized\temp1-1-Optimized.cst 100vhdl例子\TEMP\hjb\chips\temp1-1-Optimized\temp1-1-Optimized.rpt 100vhdl例子\TEMP\hjb\chips\temp1-1-Optimized\temp1-1-Optimized.ws 100vhdl例子\TEMP\hjb\chips\temp1-1-Optimized 100vhdl例子\TEMP\hjb\chips\temp1-Optimized\temp1-Optimized.cst 100vhdl例子\TEMP\hjb\chips\temp1-Optimized\temp1-Optimized.rpt 100vhdl例子\TEMP\hjb\chips\temp1-Optimized\temp1-Optimized.ws 100vhdl例子\TEMP\hjb\chips\temp1-Optimized 100vhdl例子\TEMP\hjb\chips 100vhdl例子\TEMP\hjb\decod3_8.acf 100vhdl例子\TEMP\hjb\decod3_8.cnf 100vhdl例子\TEMP\hjb\decod3_8.fit 100vhdl例子\TEMP\hjb\decod3_8.hif 100vhdl例子\TEMP\hjb\decod3_8.mmf 100vhdl例子\TEMP\hjb\decod3_8.ndb 100vhdl例子\TEMP\hjb\decod3_8.pin 100vhdl例子\TEMP\hjb\decod3_8.pof 100vhdl例子\TEMP\hjb\decod3_8.rpt 100vhdl例子\TEMP\hjb\decod3_8.scf 100vhdl例子\TEMP\hjb\decod3_8.snf 100vhdl例子\TEMP\hjb\DECOD3_8.sym 100vhdl例子\TEMP\hjb\decod3_8.vhd 100vhdl例子\TEMP\hjb\files\L1.rpt 100vhdl例子\TEMP\hjb\files\L2.rpt 100vhdl例子\TEMP\hjb\files\L3.rpt 100vhdl例子\TEMP\hjb\files\L4.rpt 100vhdl例子\TEMP\hjb\files\L5.rpt 100vhdl例子\TEMP\hjb\files 100vhdl例子\TEMP\hjb\hjb.exp 100vhdl例子\TEMP\hjb\INV.sym 100vhdl例子\TEMP\hjb\LIB.DLS 100vhdl例子\TEMP\hjb\nand2(1).cnf 100vhdl例子\TEMP\hjb\nand2(2).cnf 100vhdl例子\TEMP\hjb\nand2.acf 100vhdl例子\TEMP\hjb\nand2.cnf 100vhdl例子\TEMP\hjb\nand2.fit 100vhdl例子\TEMP\hjb\nand2.hif 100vhdl例子\TEMP\hjb\nand2.mmf 100vhdl例子\TEMP\hjb\nand2.ndb 100vhdl例子\TEMP\hjb\nand2.pin 100vhdl例子\TEMP\hjb\nand2.pof 100vhdl例子\TEMP\hjb\nand2.rpt 100vhdl例子\TEMP\hjb\nand2.scf 100vhdl例子\TEMP\hjb\nand2.snf 100vhdl例子\TEMP\hjb\NAND2.sym 100vhdl例子\TEMP\hjb\NAND2.vhd 100vhdl例子\TEMP\hjb\temp1(2).cnf 100vhdl例子\TEMP\hjb\temp1(3).cnf 100vhdl例子\TEMP\hjb\temp1(4).cnf 100vhdl例子\TEMP\hjb\temp1(5).cnf 100vhdl例子\TEMP\hjb\temp1(6).cnf 100vhdl例子\TEMP\hjb\temp1.acf 100vhdl例子\TEMP\hjb\temp1.cnf 100vhdl例子\TEMP\hjb\temp1.fit 100vhdl例子\TEMP\hjb\temp1.hif 100vhdl例子\TEMP\hjb\temp1.mmf 100vhdl例子\TEMP\hjb\temp1.ndb 100vhdl例子\TEMP\hjb\temp1.pin 100vhdl例子\TEMP\hjb\temp1.pof 100vhdl例子\TEMP\hjb\temp1.rpt 100vhdl例子\TEMP\hjb\temp1.scf 100vhdl例子\TEMP\hjb\temp1.snf 100vhdl例子\TEMP\hjb\TEMP1.sym 100vhdl例子\TEMP\hjb\temp1.vhd 100vhdl例子\TEMP\hjb\U0605279.DLS 100vhdl例子\TEMP\hjb\U1943139.DLS 100vhdl例子\TEMP\hjb\U3355608.DLS 100vhdl例子\TEMP\hjb\U3730964.DLS 100vhdl例子\TEMP\hjb\U3925558.DLS 100vhdl例子\TEMP\hjb\U4287313.DLS 100vhdl例子\TEMP\hjb\U4719155.DLS 100vhdl例子\TEMP\hjb\U4723528.DLS 100vhdl例子\TEMP\hjb\U5105301.DLS 100vhdl例子\TEMP\hjb\U5259740.DLS 100vhdl例子\TEMP\hjb\U5407699.DLS 100vhdl例子\TEMP\hjb\U5885881.DLS 100vhdl例子\TEMP\hjb\U5985787.DLS 100vhdl例子\TEMP\hjb\U6634253.DLS 100vhdl例子\TEMP\hjb\U7095515.DLS 100vhdl例子\TEMP\hjb\U7226244.DLS 100vhdl例子\TEMP\hjb\U7979030.DLS 100vhdl例子\TEMP\hjb\U8532651.DLS 100vhdl例子\TEMP\hjb\U8632097.DLS 100vhdl例子\TEMP\hjb\U9008993.DLS 100vhdl例子\TEMP\hjb\U9850661.DLS 100vhdl例子\TEMP\hjb\workdirs\WORK\Anal.info 100vhdl例子\TEMP\hjb\workdirs\WORK\Anal.out 100vhdl例子\TEMP\hjb\workdirs\WORK\and2.acf 100vhdl例子\TEMP\hjb\workdirs\WORK\and2.hif 100vhdl例子\TEMP\hjb\workdirs\WORK\AND2.mra 100vhdl例子\TEMP\hjb\workdirs\WORK\AND2.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\AND2.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\AND2__FPGA_EXPRESS.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\AND2__FPGA_EXPRESS.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\busis.hnl 100vhdl例子\TEMP\hjb\workdirs\WORK\BUSIS.mra 100vhdl例子\TEMP\hjb\workdirs\WORK\busis.out 100vhdl例子\TEMP\hjb\workdirs\WORK\BUSIS.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\busis.sts 100vhdl例子\TEMP\hjb\workdirs\WORK\BUSIS.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\BUSIS__RTL.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\BUSIS__RTL.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\count60.hnl 100vhdl例子\TEMP\hjb\workdirs\WORK\COUNT60.mra 100vhdl例子\TEMP\hjb\workdirs\WORK\count60.out 100vhdl例子\TEMP\hjb\workdirs\WORK\COUNT60.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\count60.sts 100vhdl例子\TEMP\hjb\workdirs\WORK\COUNT60.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\COUNT60__COUNT.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\COUNT60__COUNT.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\decod3_8.hnl 100vhdl例子\TEMP\hjb\workdirs\WORK\DECOD3_8.mra 100vhdl例子\TEMP\hjb\workdirs\WORK\decod3_8.out 100vhdl例子\TEMP\hjb\workdirs\WORK\DECOD3_8.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\decod3_8.sts 100vhdl例子\TEMP\hjb\workdirs\WORK\DECOD3_8.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\DECOD3_8__DECODE.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\DECOD3_8__DECODE.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\INV.hnl 100vhdl例子\TEMP\hjb\workdirs\WORK\INV.mra 100vhdl例子\TEMP\hjb\workdirs\WORK\INV.out 100vhdl例子\TEMP\hjb\workdirs\WORK\INV.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\INV.sts 100vhdl例子\TEMP\hjb\workdirs\WORK\INV.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\INV__FPGA_EXPRESS.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\INV__FPGA_EXPRESS.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\NAND2.mra 100vhdl例子\TEMP\hjb\workdirs\WORK\NAND2.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\NAND2.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\NAND2__FPGA_EXPRESS.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\NAND2__FPGA_EXPRESS.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\temp1.hnl 100vhdl例子\TEMP\hjb\workdirs\WORK\TEMP1.mra 100vhdl例子\TEMP\hjb\workdirs\WORK\temp1.out 100vhdl例子\TEMP\hjb\workdirs\WORK\TEMP1.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\temp1.sts 100vhdl例子\TEMP\hjb\workdirs\WORK\TEMP1.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\TEMP1__ARCHCOUNT.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\TEMP1__ARCHCOUNT.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\TEMP1__JK.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\TEMP1__JK.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\TEMP1__NAND4.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\TEMP1__NAND4.syn 100vhdl例子\TEMP\hjb\workdirs\WORK\TEMP1__SHIFT.sim 100vhdl例子\TEMP\hjb\workdirs\WORK\TEMP1__SHIFT.syn 100vhdl例子\TEMP\hjb\workdirs\WORK 100vhdl例子\TEMP\hjb\workdirs 100vhdl例子\TEMP\hjb 100vhdl例子\TEMP\RSYNCH\chips\ALTERA 100vhdl例子\TEMP\RSYNCH\chips\LPM 100vhdl例子\TEMP\RSYNCH\chips\rsynch\rsynch.acf 100vhdl例子\TEMP\RSYNCH\chips\rsynch\rsynch.cst 100vhdl例子\TEMP\RSYNCH\chips\rsynch\rsynch.hif 100vhdl例子\TEMP\RSYNCH\chips\rsynch\rsynch.rpt 100vhdl例子\TEMP\RSYNCH\chips\rsynch\rsynch.trt 100vhdl例子\TEMP\RSYNCH\chips\rsynch\rsynch.ws 100vhdl例子\TEMP\RSYNCH\chips\rsynch 100vhdl例子\TEMP\RSYNCH\chips\rsynch-1\rsynch-1.cst 100vhdl例子\TEMP\RSYNCH\chips\rsynch-1\rsynch-1.rpt 100vhdl例子\TEMP\RSYNCH\chips\rsynch-1\rsynch-1.trt 100vhdl例子\TEMP\RSYNCH\chips\rsynch-1\rsynch-1.ws 100vhdl例子\TEMP\RSYNCH\chips\rsynch-1 100vhdl例子\TEMP\RSYNCH\chips\rsynch-1-Optimized\rsynch-1-Optimized.cst 100vhdl例子\TEMP\RSYNCH\chips\rsynch-1-Optimized\rsynch-1-Optimized.rpt 100vhdl例子\TEMP\RSYNCH\chips\rsynch-1-Optimized\rsynch-1-Optimized.trt 100vhdl例子\TEMP\RSYNCH\chips\rsynch-1-Optimized\rsynch-1-Optimized.ws 100vhdl例子\TEMP\RSYNCH\chips\rsynch-1-Optimized 100vhdl例子\TEMP\RSYNCH\chips\rsynch-Optimized\rsynch-Optimized.cst 100vhdl例子\TEMP\RSYNCH\chips\rsynch-Optimized\rsynch-Optimized.rpt 100vhdl例子\TEMP\RSYNCH\chips\rsynch-Optimized\rsynch-Optimized.ws 100vhdl例子\TEMP\RSYNCH\chips\rsynch-Optimized 100vhdl例子\TEMP\RSYNCH\chips 100vhdl例子\TEMP\RSYNCH\files\L1.rpt 100vhdl例子\TEMP\RSYNCH\files 100vhdl例子\TEMP\RSYNCH\LIB.DLS 100vhdl例子\TEMP\RSYNCH\rsynch.acf 100vhdl例子\TEMP\RSYNCH\rsynch.cnf 100vhdl例子\TEMP\RSYNCH\RSYNCH.exp 100vhdl例子\TEMP\RSYNCH\rsynch.fit 100vhdl例子\TEMP\RSYNCH\rsynch.hif 100vhdl例子\TEMP\RSYNCH\rsynch.mmf 100vhdl例子\TEMP\RSYNCH\rsynch.ndb 100vhdl例子\TEMP\RSYNCH\rsynch.pin 100vhdl例子\TEMP\RSYNCH\rsynch.pof 100vhdl例子\TEMP\RSYNCH\rsynch.rpt 100vhdl例子\TEMP\RSYNCH\rsynch.scf 100vhdl例子\TEMP\RSYNCH\rsynch.snf 100vhdl例子\TEMP\RSYNCH\RSYNCH.sym 100vhdl例子\TEMP\RSYNCH\rsynch.vhd 100vhdl例子\TEMP\RSYNCH\U4251656.DLS 100vhdl例子\TEMP\RSYNCH\U5669040.DLS 100vhdl例子\TEMP\RSYNCH\U6234064.DLS 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\anal.acf 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\anal.hif 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\Anal.info 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\anal.mmf 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\Anal.out 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\rsynch.acf 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\rsynch.hif 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\rsynch.hnl 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\rsynch.mmf 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\RSYNCH.mra 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\rsynch.out 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\RSYNCH.sim 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\rsynch.sts 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\RSYNCH.syn 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\RSYNCH__ARCHRSYNCH.sim 100vhdl例子\TEMP\RSYNCH\workdirs\WORK\RSYNCH__ARCHRSYNCH.syn 100vhdl例子\TEMP\RSYNCH\workdirs\WORK 100vhdl例子\TEMP\RSYNCH\workdirs 100vhdl例子\TEMP\RSYNCH 100vhdl例子\TEMP\workdirs\WORK\Anal.info 100vhdl例子\TEMP\workdirs\WORK\Anal.out 100vhdl例子\TEMP\workdirs\WORK\BIT_RTL_REG_CLK.mra 100vhdl例子\TEMP\workdirs\WORK\BIT_RTL_REG_CLK.sim 100vhdl例子\TEMP\workdirs\WORK\BIT_RTL_REG_CLK.syn 100vhdl例子\TEMP\workdirs\WORK\BIT_RTL_REG_CLK__FUNC.sim 100vhdl例子\TEMP\workdirs\WORK\BIT_RTL_REG_CLK__FUNC.syn 100vhdl例子\TEMP\workdirs\WORK\busis.hnl 100vhdl例子\TEMP\workdirs\WORK\BUSIS.mra 100vhdl例子\TEMP\workdirs\WORK\busis.out 100vhdl例子\TEMP\workdirs\WORK\BUSIS.sim 100vhdl例子\TEMP\workdirs\WORK\busis.sts 100vhdl例子\TEMP\workdirs\WORK\BUSIS.syn 100vhdl例子\TEMP\workdirs\WORK\BUSIS__RTL.sim 100vhdl例子\TEMP\workdirs\WORK\BUSIS__RTL.syn 100vhdl例子\TEMP\workdirs\WORK\MUL.mra 100vhdl例子\TEMP\workdirs\WORK\mul.out 100vhdl例子\TEMP\workdirs\WORK\MUL.sim 100vhdl例子\TEMP\workdirs\WORK\mul.sts 100vhdl例子\TEMP\workdirs\WORK\MUL.syn 100vhdl例子\TEMP\workdirs\WORK\MUL__FUNC.sim 100vhdl例子\TEMP\workdirs\WORK\MUL__FUNC.syn 100vhdl例子\TEMP\workdirs\WORK\NAND2.hnl 100vhdl例子\TEMP\workdirs\WORK\NAND2.mra 100vhdl例子\TEMP\workdirs\WORK\NAND2.out 100vhdl例子\TEMP\workdirs\WORK\NAND2.sim 100vhdl例子\TEMP\workdirs\WORK\NAND2.sts 100vhdl例子\TEMP\workdirs\WORK\NAND2.syn 100vhdl例子\TEMP\workdirs\WORK\NAND2__NAND2_1.sim 100vhdl例子\TEMP\workdirs\WORK\NAND2__NAND2_1.syn 100vhdl例子\TEMP\workdirs\WORK 100vhdl例子\TEMP\workdirs 100vhdl例子\TEMP 100vhdl例子