文件名称:ADuC7020_7026_Keil_I2C_INT_Hello
介绍说明－－下载内容均来自于网络，请自行研究使用
ADuC7020/26是ADI模拟公司开发的ARM7TDMI内核，带有8通道12bitADC和4通道12bitDAC的单片机，62KB Flashom,8KB Ram,本源码是Keil环境下片内I2C接口，中断编程，IO闪灯范例
(系统自动生成,下载前可以参看下载内容)
下载文件列表
压缩包 : 13898370aduc7020_7026_keil_i2c_int_hello.rar 列表 INT\INT\Abstract.txt INT\INT\INT INT\INT\INT.elf INT\INT\INT.lnp INT\INT\INT.MAP INT\INT\INT.Opt INT\INT\INT.plg INT\INT\INT.SBR INT\INT\INT.Uv2 INT\INT\INT_INT.dep INT\INT\INT_Opt.Bak INT\INT\INT_Uv2.Bak INT\INT\MultInt.c INT\INT\MultInt.LST INT\INT\MultInt.OBJ INT\INT\startup.d INT\INT\startup.LST INT\INT\startup.o INT\INT\startup.OBJ INT\INT\startup.s INT\INT\XIRQ0.c INT\INT\xirq0.d INT\INT\XIRQ0.LST INT\INT\xirq0.o INT\INT\XIRQ0.OBJ INT\INT INT\RAMInt\Flash.c INT\RAMInt\flash.d INT\RAMInt\Flash.LST INT\RAMInt\flash.o INT\RAMInt\Flash.OBJ INT\RAMInt\RAM.c INT\RAMInt\RAM.LST INT\RAMInt\RAM.OBJ INT\RAMInt\Ram_Vector INT\RAMInt\Ram_Vector.elf INT\RAMInt\Ram_Vector.hex INT\RAMInt\Ram_Vector.lnp INT\RAMInt\Ram_Vector.MAP INT\RAMInt\Ram_Vector.Opt INT\RAMInt\Ram_Vector.plg INT\RAMInt\Ram_Vector.SBR INT\RAMInt\Ram_Vector.Uv2 INT\RAMInt\Ram_Vector_Opt.Bak INT\RAMInt\Ram_Vector_RAM Vector Table.dep INT\RAMInt\Ram_Vector_Uv2.Bak INT\RAMInt\startup.d INT\RAMInt\startup.LST INT\RAMInt\startup.o INT\RAMInt\startup.OBJ INT\RAMInt\startup.s INT\RAMInt INT Hello\blink.c Hello\blink.d Hello\blink.hex Hello\blink.lnp Hello\blink.LST Hello\blink.MAP Hello\blink.o Hello\blink.OBJ Hello\blink.Opt Hello\blink.plg Hello\blink.SBR Hello\blink.Uv2 Hello\blink_Blink LEDS Debugger.dep Hello\blink_Blink LEDS Simulator.dep Hello\blink_Opt.Bak Hello\blink_Target 1.dep Hello\blink_Uv2.Bak Hello\startup.d Hello\startup.LST Hello\startup.o Hello\startup.OBJ Hello\startup.s Hello I2C\I2C_Master\Abstract.txt I2C\I2C_Master\I2C_Master I2C\I2C_Master\I2C_Master.c I2C\I2C_Master\i2c_master.d I2C\I2C_Master\I2C_Master.elf I2C\I2C_Master\I2C_Master.lnp I2C\I2C_Master\I2C_Master.LST I2C\I2C_Master\I2C_Master.MAP I2C\I2C_Master\i2c_master.o I2C\I2C_Master\I2C_Master.OBJ I2C\I2C_Master\I2C_Master.Opt I2C\I2C_Master\I2C_Master.plg I2C\I2C_Master\I2C_Master.SBR I2C\I2C_Master\I2C_Master.Uv2 I2C\I2C_Master\I2C_Master_I2C_Master.dep I2C\I2C_Master\I2C_Master_Opt.Bak I2C\I2C_Master\I2C_Master_Uv2.Bak I2C\I2C_Master\startup.d I2C\I2C_Master\startup.LST I2C\I2C_Master\startup.o I2C\I2C_Master\startup.OBJ I2C\I2C_Master\startup.s I2C\I2C_Master I2C\I2C_Slave\Abstract.txt I2C\I2C_Slave\I2C_Slave I2C\I2C_Slave\I2C_Slave.c I2C\I2C_Slave\i2c_slave.d I2C\I2C_Slave\I2C_Slave.elf I2C\I2C_Slave\I2C_Slave.lnp I2C\I2C_Slave\I2C_Slave.LST I2C\I2C_Slave\I2C_Slave.MAP I2C\I2C_Slave\i2c_slave.o I2C\I2C_Slave\I2C_Slave.OBJ I2C\I2C_Slave\I2C_Slave.Opt I2C\I2C_Slave\I2C_Slave.plg I2C\I2C_Slave\I2C_Slave.SBR I2C\I2C_Slave\I2C_Slave.Uv2 I2C\I2C_Slave\I2C_Slave_I2C_Slave.dep I2C\I2C_Slave\I2C_Slave_Opt.Bak I2C\I2C_Slave\I2C_Slave_Target 1.dep I2C\I2C_Slave\I2C_Slave_Uv2.Bak I2C\I2C_Slave\startup.d I2C\I2C_Slave\startup.LST I2C\I2C_Slave\startup.o I2C\I2C_Slave\startup.OBJ I2C\I2C_Slave\startup.s I2C\I2C_Slave I2C