文件名称:multiply
介绍说明－－下载内容均来自于网络，请自行研究使用
这是我用verilog hdl语言写的浮点乘法器,用的是基4的booth算法,对于部分积使用了5-2压缩和3-2压缩,欢迎大家指点,也欢迎大家把它改成流水线以提高速度.-This is my verilog hdl language used to write floating-point multiplier, using a Radix-4 algorithm for the booth for part of the plot using the 5-2 and 3-2 compression compression, welcomed everyone pointing, also welcomed the U.S. put it into a pipeline to improve speed.
相关搜索： floating
point
multiplier
Booth
floating
point
multiplier
verilog
multiplier
multiplier
verilog
floating
point
vhdl
floating
point
multiplier
verilog
for
pipelined
pr
booth
multiplier
booth
multiplier
verilog
Booth
verilog
point
multiplier
Booth
floating
point
multiplier
verilog
multiplier
multiplier
verilog
floating
point
vhdl
floating
point
multiplier
verilog
for
pipelined
pr
booth
multiplier
booth
multiplier
verilog
Booth
verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
download multiply
.................\bootcoder.v
.................\boot_mul.v
.................\csa.v
.................\tb_bootmul.v
.................\tb_mul.v
.................\_42c_l.v
.................\bootcoder.v
.................\boot_mul.v
.................\csa.v
.................\tb_bootmul.v
.................\tb_mul.v
.................\_42c_l.v