文件名称:ADCtest
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
利用Verilog HDL对AD7705进行控制ADC采样，实验室师兄的-Using Verilog HDL to the AD7705 control ADC sampling, laboratory师兄the
相关搜索： ad7705
vhdl
ADS1256
vh
vhdl
ad7705
verilog
AD
ad7705
ADC
verilog
VHDL
ADC
ad7705
fpga
FPGA
DAC
ADC
VHDL
相关搜索： ad7705
vhdl
ADS1256
vh
vhdl
ad7705
verilog
AD
ad7705
ADC
verilog
VHDL
ADC
ad7705
fpga
FPGA
DAC
ADC
VHDL
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ADCtest
.......\cmp_state.ini
.......\db
.......\..\test.asm.qmsg
.......\..\test.cbx.xml
.......\..\test.cmp.cdb
.......\..\test.cmp.hdb
.......\..\test.cmp.rdb
.......\..\test.cmp.tdb
.......\..\test.cmp0.ddb
.......\..\test.db_info
.......\..\test.eco.cdb
.......\..\test.fit.qmsg
.......\..\test.hier_info
.......\..\test.hif
.......\..\test.map.cdb
.......\..\test.map.hdb
.......\..\test.map.qmsg
.......\..\test.pre_map.cdb
.......\..\test.pre_map.hdb
.......\..\test.psp
.......\..\test.rtlv.hdb
.......\..\test.rtlv_sg.cdb
.......\..\test.rtlv_sg_swap.cdb
.......\..\test.sgdiff.cdb
.......\..\test.sgdiff.hdb
.......\..\test.signalprobe.cdb
.......\..\test.sld_design_entry.sci
.......\..\test.sld_design_entry_dsc.sci
.......\..\test.syn_hier_info
.......\..\test.tan.qmsg
.......\..\test_cmp.qrpt
.......\M10MHz.bsf
.......\M10MHz.vhd
.......\SetData.bsf
.......\SetData.vhd
.......\test.asm.rpt
.......\test.bdf
.......\test.cdf
.......\test.done
.......\test.fit.eqn
.......\test.fit.rpt
.......\test.fit.summary
.......\test.flow.rpt
.......\test.map.eqn
.......\test.map.rpt
.......\test.map.summary
.......\test.pin
.......\test.pof
.......\test.ppl
.......\test.qpf
.......\test.qsf
.......\test.qws
.......\test.sof
.......\test.tan.rpt
.......\test.tan.summary
.......\cmp_state.ini
.......\db
.......\..\test.asm.qmsg
.......\..\test.cbx.xml
.......\..\test.cmp.cdb
.......\..\test.cmp.hdb
.......\..\test.cmp.rdb
.......\..\test.cmp.tdb
.......\..\test.cmp0.ddb
.......\..\test.db_info
.......\..\test.eco.cdb
.......\..\test.fit.qmsg
.......\..\test.hier_info
.......\..\test.hif
.......\..\test.map.cdb
.......\..\test.map.hdb
.......\..\test.map.qmsg
.......\..\test.pre_map.cdb
.......\..\test.pre_map.hdb
.......\..\test.psp
.......\..\test.rtlv.hdb
.......\..\test.rtlv_sg.cdb
.......\..\test.rtlv_sg_swap.cdb
.......\..\test.sgdiff.cdb
.......\..\test.sgdiff.hdb
.......\..\test.signalprobe.cdb
.......\..\test.sld_design_entry.sci
.......\..\test.sld_design_entry_dsc.sci
.......\..\test.syn_hier_info
.......\..\test.tan.qmsg
.......\..\test_cmp.qrpt
.......\M10MHz.bsf
.......\M10MHz.vhd
.......\SetData.bsf
.......\SetData.vhd
.......\test.asm.rpt
.......\test.bdf
.......\test.cdf
.......\test.done
.......\test.fit.eqn
.......\test.fit.rpt
.......\test.fit.summary
.......\test.flow.rpt
.......\test.map.eqn
.......\test.map.rpt
.......\test.map.summary
.......\test.pin
.......\test.pof
.......\test.ppl
.......\test.qpf
.......\test.qsf
.......\test.qws
.......\test.sof
.......\test.tan.rpt
.......\test.tan.summary