文件名称:ml505_pcie_x1_plus
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
Xilinx 公司PCI Express IP核应用参考设计。通过这个样例，用户可以掌握PCI Express应用设计的一般方法，了解PCI Express的工作原理。-Xilinx Inc. PCI Express IP core reference design applications. Through this example, the user can master the application of the design of PCI Express general approach to understand the working principle of PCI Express.
相关搜索： Xilinx
pci
express
IP核
PCIE
ml505_pci_express_x1_endpoint
ml505_pcie_x1_plus
IP
pci
core
xilinx
pci-e
example
ip
core
pci
express
IP核
PCIE
ml505_pci_express_x1_endpoint
ml505_pcie_x1_plus
IP
pci
core
xilinx
pci-e
example
ip
core
(系统自动生成,下载前可以参看下载内容)
下载文件列表
ml505_pcie_x1_plus_compiled
...........................\ml505_pcie_x1_plus.cgp
...........................\pcie_blk_plus_v1_2
...........................\..................\example_design
...........................\..................\..............\EP_MEM.v
...........................\..................\..............\pci_exp_1_lane_64b_ep.v
...........................\..................\..............\pci_exp_64b_app.v
...........................\..................\..............\PIO.v
...........................\..................\..............\PIO_64.v
...........................\..................\..............\PIO_64_RX_ENGINE.v
...........................\..................\..............\PIO_64_TX_ENGINE.v
...........................\..................\..............\PIO_EP.v
...........................\..................\..............\PIO_EP_MEM_ACCESS.v
...........................\..................\..............\PIO_TO_CTRL.v
...........................\..................\..............\xilinx_pci_exp_1_lane_ep.v
...........................\..................\..............\xilinx_pci_exp_1_lane_ep_product.v
...........................\..................\..............\xilinx_pci_exp_blk_plus_1_lane_ep-XC5VLX50T-FF1136-1.ucf
...........................\..................\..............\xilinx_pci_exp_blk_plus_1_lane_ep-XC5VLX50T-FF1136-1_ES.ucf
...........................\..................\implement
...........................\..................\.........\implement.bat
...........................\..................\.........\implement.log
...........................\..................\.........\implement.sh
...........................\..................\.........\make_ace.bat
...........................\..................\.........\pcie_ace.cmd
...........................\..................\.........\pcie_blk_plus_v1_1_top.ace
...........................\..................\.........\results
...........................\..................\.........\.......\routed.bit
...........................\..................\.........\.......\routed.ncd
...........................\..................\.........\.......\routed.pad
...........................\..................\.........\.......\routed.par
...........................\..................\pcie_blk_plus_release_notes.txt
...........................\pcie_blk_plus_v1_2.ngc
...........................\pcie_blk_plus_v1_2.v
...........................\pcie_blk_plus_v1_2.veo
...........................\pcie_blk_plus_v1_2.xco
...........................\pcie_blk_plus_v1_2_flist.txt
...........................\pcie_blk_plus_v1_2_pcie_blk_plus_gen_1_vhdl.prj
...........................\pcie_blk_plus_v1_2_xmdf.tcl
pcie_blk_plus_v1_2
..................\example_design
..................\..............\xilinx_pci_exp_blk_plus_1_lane_ep-XC5VLX50T-FF1136-1.ucf
..................\..............\xilinx_pci_exp_blk_plus_1_lane_ep-XC5VLX50T-FF1136-1_ES.ucf
..................\implement
..................\.........\implement.bat
..................\.........\make_ace.bat
..................\.........\pcie_ace.cmd
...........................\ml505_pcie_x1_plus.cgp
...........................\pcie_blk_plus_v1_2
...........................\..................\example_design
...........................\..................\..............\EP_MEM.v
...........................\..................\..............\pci_exp_1_lane_64b_ep.v
...........................\..................\..............\pci_exp_64b_app.v
...........................\..................\..............\PIO.v
...........................\..................\..............\PIO_64.v
...........................\..................\..............\PIO_64_RX_ENGINE.v
...........................\..................\..............\PIO_64_TX_ENGINE.v
...........................\..................\..............\PIO_EP.v
...........................\..................\..............\PIO_EP_MEM_ACCESS.v
...........................\..................\..............\PIO_TO_CTRL.v
...........................\..................\..............\xilinx_pci_exp_1_lane_ep.v
...........................\..................\..............\xilinx_pci_exp_1_lane_ep_product.v
...........................\..................\..............\xilinx_pci_exp_blk_plus_1_lane_ep-XC5VLX50T-FF1136-1.ucf
...........................\..................\..............\xilinx_pci_exp_blk_plus_1_lane_ep-XC5VLX50T-FF1136-1_ES.ucf
...........................\..................\implement
...........................\..................\.........\implement.bat
...........................\..................\.........\implement.log
...........................\..................\.........\implement.sh
...........................\..................\.........\make_ace.bat
...........................\..................\.........\pcie_ace.cmd
...........................\..................\.........\pcie_blk_plus_v1_1_top.ace
...........................\..................\.........\results
...........................\..................\.........\.......\routed.bit
...........................\..................\.........\.......\routed.ncd
...........................\..................\.........\.......\routed.pad
...........................\..................\.........\.......\routed.par
...........................\..................\pcie_blk_plus_release_notes.txt
...........................\pcie_blk_plus_v1_2.ngc
...........................\pcie_blk_plus_v1_2.v
...........................\pcie_blk_plus_v1_2.veo
...........................\pcie_blk_plus_v1_2.xco
...........................\pcie_blk_plus_v1_2_flist.txt
...........................\pcie_blk_plus_v1_2_pcie_blk_plus_gen_1_vhdl.prj
...........................\pcie_blk_plus_v1_2_xmdf.tcl
pcie_blk_plus_v1_2
..................\example_design
..................\..............\xilinx_pci_exp_blk_plus_1_lane_ep-XC5VLX50T-FF1136-1.ucf
..................\..............\xilinx_pci_exp_blk_plus_1_lane_ep-XC5VLX50T-FF1136-1_ES.ucf
..................\implement
..................\.........\implement.bat
..................\.........\make_ace.bat
..................\.........\pcie_ace.cmd