文件名称:AD_DA
介绍说明--下载内容均来自于网络,请自行研究使用
使用MATLAB工具,对信号进行采集调制,再进行信号解码.对信号进行算法控制.-The use of MATLAB tools, modulation of signal acquisition, and then decode the signal. The signal control algorithm.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
AD_DA
.....\adctest.mdl
.....\dac_test.err
.....\dac_test.mdl
.....\dac_test_black_box1_wrapper.v
.....\dac_test_black_box_wrapper.v
.....\fir_160_tap.v
.....\fir_top.fsdb
.....\fir_top.v
.....\fir_top_config.m
.....\fm_test.mdl
.....\iir_6_filter.v
.....\iir_filter.v
.....\iir_filter_config.m
.....\isimwavedata.xwv
.....\rom.txt
.....\sig_test.mdl
.....\sysgenADCDAC.mdl
.....\sysgenADCDAC_PreLoadFcn.m
.....\test.fsdb
.....\transcript
.....\untitled.fda
.....\work
.....\....\asr_ram
.....\....\.......\verilog.asm
.....\....\.......\_primary.dat
.....\....\.......\_primary.vhd
.....\....\dac_test_black_box1_wrapper
.....\....\...........................\verilog.asm
.....\....\...........................\_primary.dat
.....\....\...........................\_primary.vhd
.....\....\dac_test_black_box_wrapper
.....\....\..........................\verilog.asm
.....\....\..........................\_primary.dat
.....\....\..........................\_primary.vhd
.....\....\fir_160_tap
.....\....\...........\verilog.asm
.....\....\...........\_primary.dat
.....\....\...........\_primary.vhd
.....\....\fir_asr
.....\....\.......\verilog.asm
.....\....\.......\_primary.dat
.....\....\.......\_primary.vhd
.....\....\fir_mac
.....\....\.......\verilog.asm
.....\....\.......\_primary.dat
.....\....\.......\_primary.vhd
.....\....\fir_rom
.....\....\.......\verilog.asm
.....\....\.......\_primary.dat
.....\....\.......\_primary.vhd
.....\....\fir_top
.....\....\.......\verilog.asm
.....\....\.......\_primary.dat
.....\....\.......\_primary.vhd
.....\....\iir_6_filter
.....\....\............\verilog.asm
.....\....\............\_primary.dat
.....\....\............\_primary.vhd
.....\....\iir_filter
.....\....\..........\verilog.asm
.....\....\..........\_primary.dat
.....\....\..........\_primary.vhd
.....\....\xlcosim_dac_test_modelsim
.....\....\.........................\structural.asm
.....\....\.........................\structural.dat
.....\....\.........................\_primary.dat
.....\....\xlcosim_dac_test_modelsim_clk_drvr
.....\....\..................................\behavior.asm
.....\....\..................................\behavior.dat
.....\....\..................................\_primary.dat
.....\....\xlcosim_fli_controller
.....\....\......................\only.asm
.....\....\......................\only.dat
.....\....\......................\_primary.dat
.....\....\_info
.....\xlcosim_dac_test_modelsim.tcl
.....\xlcosim_dac_test_modelsim.vhd
.....\xlcosim_dac_test_modelsimf.vhd
.....\xlcosim_dac_test_modelsim_clk_drvr.vhd
.....\adctest.mdl
.....\dac_test.err
.....\dac_test.mdl
.....\dac_test_black_box1_wrapper.v
.....\dac_test_black_box_wrapper.v
.....\fir_160_tap.v
.....\fir_top.fsdb
.....\fir_top.v
.....\fir_top_config.m
.....\fm_test.mdl
.....\iir_6_filter.v
.....\iir_filter.v
.....\iir_filter_config.m
.....\isimwavedata.xwv
.....\rom.txt
.....\sig_test.mdl
.....\sysgenADCDAC.mdl
.....\sysgenADCDAC_PreLoadFcn.m
.....\test.fsdb
.....\transcript
.....\untitled.fda
.....\work
.....\....\asr_ram
.....\....\.......\verilog.asm
.....\....\.......\_primary.dat
.....\....\.......\_primary.vhd
.....\....\dac_test_black_box1_wrapper
.....\....\...........................\verilog.asm
.....\....\...........................\_primary.dat
.....\....\...........................\_primary.vhd
.....\....\dac_test_black_box_wrapper
.....\....\..........................\verilog.asm
.....\....\..........................\_primary.dat
.....\....\..........................\_primary.vhd
.....\....\fir_160_tap
.....\....\...........\verilog.asm
.....\....\...........\_primary.dat
.....\....\...........\_primary.vhd
.....\....\fir_asr
.....\....\.......\verilog.asm
.....\....\.......\_primary.dat
.....\....\.......\_primary.vhd
.....\....\fir_mac
.....\....\.......\verilog.asm
.....\....\.......\_primary.dat
.....\....\.......\_primary.vhd
.....\....\fir_rom
.....\....\.......\verilog.asm
.....\....\.......\_primary.dat
.....\....\.......\_primary.vhd
.....\....\fir_top
.....\....\.......\verilog.asm
.....\....\.......\_primary.dat
.....\....\.......\_primary.vhd
.....\....\iir_6_filter
.....\....\............\verilog.asm
.....\....\............\_primary.dat
.....\....\............\_primary.vhd
.....\....\iir_filter
.....\....\..........\verilog.asm
.....\....\..........\_primary.dat
.....\....\..........\_primary.vhd
.....\....\xlcosim_dac_test_modelsim
.....\....\.........................\structural.asm
.....\....\.........................\structural.dat
.....\....\.........................\_primary.dat
.....\....\xlcosim_dac_test_modelsim_clk_drvr
.....\....\..................................\behavior.asm
.....\....\..................................\behavior.dat
.....\....\..................................\_primary.dat
.....\....\xlcosim_fli_controller
.....\....\......................\only.asm
.....\....\......................\only.dat
.....\....\......................\_primary.dat
.....\....\_info
.....\xlcosim_dac_test_modelsim.tcl
.....\xlcosim_dac_test_modelsim.vhd
.....\xlcosim_dac_test_modelsimf.vhd
.....\xlcosim_dac_test_modelsim_clk_drvr.vhd