文件名称:design-flow-speeding-up-dsp
介绍说明－－下载内容均来自于网络，请自行研究使用
Wavelets have widely been used in many signal and image processing applications. In this paper, a new
serial-parallel architecture for wavelet-based image compression is introduced. It is based on a 4-tap wavelet
transform, which is realised using some FIFO memory modules implementing a pixel-level pipeline
architecture to compress and decompress images. The real filter calculation over 4 · 4 window blocks is
done using a tree of carry save adders to ensure the high speed processing required for many applications.
The details of implementing both compressor and decompressor sub-systems are given. The primarily analysis
reveals that the proposed architecture, implemented using current VLSI technologies, can process a
video stream in real time.-Wavelets have been widely used in many sign al and image processing applications. In this p aper. a new serial-parallel architecture for wavele t-based image compression is introduced. It is based on a 4-tap wavelet transform. which is realized using some FIFO memory module 's implementing a pixel-level pipeline archite cture to compress and decompress images. The're al filter calculation over 4 blocks window is done using a tree of carry save adders to ensure t he high speed processing required for many appl ications. The details of implementing both com pressor decompressor and sub-systems are give n. The primarily analysis reveals that the prop osed architecture, VLSI implemented using current technologies, can process a video stream in real time.
serial-parallel architecture for wavelet-based image compression is introduced. It is based on a 4-tap wavelet
transform, which is realised using some FIFO memory modules implementing a pixel-level pipeline
architecture to compress and decompress images. The real filter calculation over 4 · 4 window blocks is
done using a tree of carry save adders to ensure the high speed processing required for many applications.
The details of implementing both compressor and decompressor sub-systems are given. The primarily analysis
reveals that the proposed architecture, implemented using current VLSI technologies, can process a
video stream in real time.-Wavelets have been widely used in many sign al and image processing applications. In this p aper. a new serial-parallel architecture for wavele t-based image compression is introduced. It is based on a 4-tap wavelet transform. which is realized using some FIFO memory module 's implementing a pixel-level pipeline archite cture to compress and decompress images. The're al filter calculation over 4 blocks window is done using a tree of carry save adders to ensure t he high speed processing required for many appl ications. The details of implementing both com pressor decompressor and sub-systems are give n. The primarily analysis reveals that the prop osed architecture, VLSI implemented using current technologies, can process a video stream in real time.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
小波变换的FPGA实现的文章资料
............................\ design flow for speeding-up dsp applications in heterogeneous reconfigurable systems .pdf
............................\Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression .pdf
............................\Design of a field programmable gate array-based platform for real-time de-noising of optical imaging signals using wavelet transforms .pdf
............................\Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices .pdf
............................\FPGA-based lifting wavelet processor for real-time signal detection .pdf
............................\Microprocessor-based FPGA implementation of SPIHT image compression subsystems .pdf
............................\Real-time 2-D wavelet transform implementation for HDTV compression.pdf
............................\ design flow for speeding-up dsp applications in heterogeneous reconfigurable systems .pdf
............................\Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression .pdf
............................\Design of a field programmable gate array-based platform for real-time de-noising of optical imaging signals using wavelet transforms .pdf
............................\Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices .pdf
............................\FPGA-based lifting wavelet processor for real-time signal detection .pdf
............................\Microprocessor-based FPGA implementation of SPIHT image compression subsystems .pdf
............................\Real-time 2-D wavelet transform implementation for HDTV compression.pdf