文件名称:1_ADDER
介绍说明－－下载内容均来自于网络，请自行研究使用
这个是带输入的加法器vhdl代码,是带有输入端和进位的.-with imported Adder VHDL code, which is input into and spaces.
相关搜索： 加法器
(系统自动生成,下载前可以参看下载内容)
下载文件列表
1_ADDER
.......\1_ADDER
.......\.......\1_ADDER.exp
.......\.......\files
.......\.......\.....\L1.rpt
.......\.......\.....\L2.rpt
.......\.......\.....\L3.rpt
.......\.......\workdirs
.......\.......\........\aa
.......\.......\........\..\ADDER.sim
.......\.......\........\..\ADDER.syn
.......\.......\........\..\Anal.info
.......\.......\........\..\Anal.out
.......\.......\........\WORK
.......\.......\........\....\Anal.info
.......\.......\........\....\Anal.out
.......\.......\........\....\BIT_RTL_ADDER.sim
.......\.......\........\....\BIT_RTL_ADDER.syn
.......\1_adder.acf
.......\1_adder.hif
.......\1_adder.mmf
.......\1_ADDER.VHD
.......\bir_rtl_adder.acf
.......\bir_rtl_adder.hif
.......\bir_rtl_adder.mmf
.......\bir_rtl_adder.tdf
.......\bit_rtl_adder.acf
.......\bit_rtl_adder.hif
.......\bit_rtl_adder.mmf
.......\bit_rtl_adder.vhd
.......\LIB.DLS
.......\README.TXT
.......\U2268397.DLS
.......\1_ADDER
.......\.......\1_ADDER.exp
.......\.......\files
.......\.......\.....\L1.rpt
.......\.......\.....\L2.rpt
.......\.......\.....\L3.rpt
.......\.......\workdirs
.......\.......\........\aa
.......\.......\........\..\ADDER.sim
.......\.......\........\..\ADDER.syn
.......\.......\........\..\Anal.info
.......\.......\........\..\Anal.out
.......\.......\........\WORK
.......\.......\........\....\Anal.info
.......\.......\........\....\Anal.out
.......\.......\........\....\BIT_RTL_ADDER.sim
.......\.......\........\....\BIT_RTL_ADDER.syn
.......\1_adder.acf
.......\1_adder.hif
.......\1_adder.mmf
.......\1_ADDER.VHD
.......\bir_rtl_adder.acf
.......\bir_rtl_adder.hif
.......\bir_rtl_adder.mmf
.......\bir_rtl_adder.tdf
.......\bit_rtl_adder.acf
.......\bit_rtl_adder.hif
.......\bit_rtl_adder.mmf
.......\bit_rtl_adder.vhd
.......\LIB.DLS
.......\README.TXT
.......\U2268397.DLS