文件名称:Verilog数字频率计
- 所属分类：
- 源码下载
- 资源属性：
- [ASM] [源码]
- 上传时间：
- 2010-09-13
- 文件大小：
- 1.65mb
- 下载次数：
- 1次
- 提 供 者：
- g280045620
- 相关连接：
- 无
- 下载说明：
- 别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容均来自于网络，请自行研究使用
相关搜索： Verilog
(系统自动生成,下载前可以参看下载内容)
下载文件列表
压缩包 : szplj.rar 列表 plj.xst _impact.log plj_pad.txt test.txt szplj3.ipf prom\s1.exo prom\s1.prm prom\s1.sig prom\Untitled.exo prom\Untitled.prm prom\Untitled.sig plj_cclktemp.bit control.stx control.xst plj.stx s4.ipf _ngo\netlist.lst _xmsgs\bitgen.xmsgs _xmsgs\map.xmsgs _xmsgs\ngdbuild.xmsgs _xmsgs\par.xmsgs _xmsgs\trce.xmsgs _xmsgs\xst.xmsgs plj_xdb\cst.xbcd plj_xdb\tmp\ise\version plj_xdb\tmp\ise\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject plj_xdb\tmp\ise\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject_StrTbl plj_xdb\tmp\ise\__OBJSTORE__\HierarchicalDesign\__stored_object_table__ plj_xdb\tmp\ise\__OBJSTORE__\PnAutoRun\Scripts\RunOnce_tcl plj_xdb\tmp\ise\__OBJSTORE__\PnAutoRun\Scripts\RunOnce_tcl_StrTbl plj_xdb\tmp\ise\__OBJSTORE__\ProjectNavigator\dpm_project_main\dpm_project_main plj_xdb\tmp\ise\__OBJSTORE__\ProjectNavigator\dpm_project_main\dpm_project_main_StrTbl plj_xdb\tmp\ise\__OBJSTORE__\ProjectNavigator\dpm_project_main\NameMap plj_xdb\tmp\ise\__OBJSTORE__\ProjectNavigator\dpm_project_main\NameMap_StrTbl plj_xdb\tmp\ise\__OBJSTORE__\ProjectNavigator\__stored_objects__ plj_xdb\tmp\ise\__OBJSTORE__\ProjectNavigator\__stored_objects___StrTbl plj_xdb\tmp\ise\__OBJSTORE__\ProjectNavigator\__stored_object_table__ plj_xdb\tmp\ise\__OBJSTORE__\ProjectNavigatorGui\GuiProjectData plj_xdb\tmp\ise\__OBJSTORE__\ProjectNavigatorGui\GuiProjectData_StrTbl plj_xdb\tmp\ise\__OBJSTORE__\xreport\Gc_RvReportViewer-Current-Module plj_xdb\tmp\ise\__OBJSTORE__\xreport\Gc_RvReportViewer-Current-Module_StrTbl plj_xdb\tmp\ise\__OBJSTORE__\xreport\Gc_RvReportViewer-Module-Data-plj plj_xdb\tmp\ise\__OBJSTORE__\xreport\Gc_RvReportViewer-Module-Data-plj_StrTbl plj_xdb\tmp\ise\__OBJSTORE__\xreport\Gc_RvReportViewer-Module-DataFactory-Default plj_xdb\tmp\ise\__OBJSTORE__\xreport\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl plj_xdb\tmp\ise\__REGISTRY__\Autonym\regkeys plj_xdb\tmp\ise\__REGISTRY__\bitgen\regkeys plj_xdb\tmp\ise\__REGISTRY__\common\regkeys plj_xdb\tmp\ise\__REGISTRY__\cpldfit\regkeys plj_xdb\tmp\ise\__REGISTRY__\Cs\regkeys plj_xdb\tmp\ise\__REGISTRY__\dumpngdio\regkeys plj_xdb\tmp\ise\__REGISTRY__\ExpandedNetlistEngine\regkeys plj_xdb\tmp\ise\__REGISTRY__\fuse\regkeys plj_xdb\tmp\ise\__REGISTRY__\HierarchicalDesign\HDProject\regkeys plj_xdb\tmp\ise\__REGISTRY__\HierarchicalDesign\regkeys plj_xdb\tmp\ise\__REGISTRY__\hprep6\regkeys plj_xdb\tmp\ise\__REGISTRY__\idem\regkeys plj_xdb\tmp\ise\__REGISTRY__\map\regkeys plj_xdb\tmp\ise\__REGISTRY__\netgen\regkeys plj_xdb\tmp\ise\__REGISTRY__\ngc2edif\regkeys plj_xdb\tmp\ise\__REGISTRY__\ngcbuild\regkeys plj_xdb\tmp\ise\__REGISTRY__\ngdbuild\regkeys plj_xdb\tmp\ise\__REGISTRY__\par\regkeys plj_xdb\tmp\ise\__REGISTRY__\ProjectNavigator\regkeys plj_xdb\tmp\ise\__REGISTRY__\ProjectNavigatorGui\regkeys plj_xdb\tmp\ise\__REGISTRY__\runner\regkeys plj_xdb\tmp\ise\__REGISTRY__\SrcCtrl\regkeys plj_xdb\tmp\ise\__REGISTRY__\STE\bitgen\regkeys plj_xdb\tmp\ise\__REGISTRY__\STE\map\regkeys plj_xdb\tmp\ise\__REGISTRY__\STE\ngdbuild\regkeys plj_xdb\tmp\ise\__REGISTRY__\STE\par\regkeys plj_xdb\tmp\ise\__REGISTRY__\STE\regkeys plj_xdb\tmp\ise\__REGISTRY__\STE\trce\regkeys plj_xdb\tmp\ise\__REGISTRY__\STE\xst\regkeys plj_xdb\tmp\ise\__REGISTRY__\taengine\regkeys plj_xdb\tmp\ise\__REGISTRY__\trce\regkeys plj_xdb\tmp\ise\__REGISTRY__\tsim\regkeys plj_xdb\tmp\ise\__REGISTRY__\vhpcomp\regkeys plj_xdb\tmp\ise\__REGISTRY__\vlogcomp\regkeys plj_xdb\tmp\ise\__REGISTRY__\WebTalk\DesignDataCollection\regkeys plj_xdb\tmp\ise\__REGISTRY__\WebTalk\regkeys plj_xdb\tmp\ise\__REGISTRY__\xpwr\regkeys plj_xdb\tmp\ise\__REGISTRY__\xreport\regkeys plj_xdb\tmp\ise\__REGISTRY__\XSLTProcess\regkeys plj_xdb\tmp\ise\__REGISTRY__\xst\regkeys plj_xdb\tmp\ise\__REGISTRY__\_ProjRepoInternal_\regkeys plj_xdb\tmp\ise.lock simulation\plj.cr.mti simulation\plj.mpf simulation\transcript simulation\vsim_stacktrace.vstf simulation\work\bin_bcd\verilog.asm simulation\work\bin_bcd\_primary.dat simulation\work\bin_bcd\_primary.dbs simulation\work\bin_bcd\_primary.vhd simulation\work\chuli\verilog.asm simulation\work\chuli\_primary.dat simulation\work\chuli\_primary.dbs simulation\work\chuli\_primary.vhd simulation\work\clk1\verilog.asm simulation\work\clk1\_primary.dat simulation\work\clk1\_primary.dbs simulation\work\clk1\_primary.vhd simulation\work\control\verilog.asm simulation\work\control\_primary.dat simulation\work\control\_primary.dbs simulation\work\control\_primary.vhd simulation\work\count32\verilog.asm simulation\work\count32\_primary.dat simulation\work\count32\_primary.dbs simulation\work\count32\_primary.vhd simulation\work\div\verilog.asm simulation\work\div\_primary.dat simulation\work\div\_primary.dbs simulation\work\div\_primary.vhd simulation\work\div1000\verilog.asm simulation\work\div1000\_primary.dat simulation\work\div1000\_primary.dbs simulation\work\div1000\_primary.vhd simulation\work\fb_control\verilog.asm simulation\work\fb_control\_primary.dat simulation\work\fb_control\_primary.dbs simulation\work\fb_control\_primary.vhd simulation\work\jsq\verilog.asm simulation\work\jsq\_primary.dat simulation\work\jsq\_primary.dbs simulation\work\jsq\_primary.vhd simulation\work\plj\verilog.asm simulation\work\plj\_primary.dat simulation\work\plj\_primary.dbs simulation\work\plj\_primary.vhd simulation\work\plj_tb\verilog.asm simulation\work\plj_tb\_primary.dat simulation\work\plj_tb\_primary.dbs simulation\work\plj_tb\_primary.vhd simulation\work\seg7\verilog.asm simulation\work\seg7\_primary.dat simulation\work\seg7\_primary.dbs simulation\work\seg7\_primary.vhd simulation\work\tb_chuli\verilog.asm simulation\work\tb_chuli\_primary.dat simulation\work\tb_chuli\_primary.dbs simulation\work\tb_chuli\_primary.vhd simulation\work\_info templates\coregen.xml xst\dump.xst\plj.prj\ntrc.scr xst\work\hdllib.ref xst\work\vlg05\bin__bcd.bin xst\work\vlg0A\jsq.bin xst\work\vlg14\div1000.bin xst\work\vlg2B\clk1.bin xst\work\vlg3E\seg7.bin xst\work\vlg47\div.bin xst\work\vlg56\count32.bin xst\work\vlg61\control.bin xst\work\vlg6D\chuli.bin xst\work\vlg6E\tb__chuli.bin xst\work\vlg74\fb__control.bin xst\work\vlg76\plj.bin plj_tb.v.bak plj.bgn plj.bit plj.bld plj.cmd_log plj.drc device_usage_statistics.html plj_summary.html .lso plj.lso plj_map.map plj_pad.csv plj_map.mrp plj.ncd plj_guide.ncd plj_map.ncd plj.ngc plj.ngd plj_prev_built.ngd plj_map.ngm plj.ngr plj.ntrc_log plj.pad plj.par plj.pcf clk1.prj plj.prj plj.ptwx plj.restore clk1.stx control.prj plj.syr clk1.tfi plj.twr plj.twx plj.ucf plj.unroutes plj.ut bin_bcd.v chuli.v clk1.v control.v count32.v div1000.v div.v fb_control.v jsq.v plj.v plj_tb.v seg7.v tb_chuli.v _impact.cmd szplj2.ipf szplj.ipf plj.ise plj_summary.xml plj_usage.xml plj.xpi plj_map.xrpt plj_ngdbuild.xrpt plj_par.xrpt clk1_arwz.ucf plj_xst.xrpt clk1.xst plj_xdb\tmp\ise\__OBJSTORE__\HierarchicalDesign\HDProject plj_xdb\tmp\ise\__OBJSTORE__\PnAutoRun\Scripts plj_xdb\tmp\ise\__OBJSTORE__\ProjectNavigator\dpm_project_main plj_xdb\tmp\ise\__OBJSTORE__\SrcCtrl\SavedOptions plj_xdb\tmp\ise\__REGISTRY__\HierarchicalDesign\HDProject plj_xdb\tmp\ise\__REGISTRY__\STE\bitgen plj_xdb\tmp\ise\__REGISTRY__\STE\map plj_xdb\tmp\ise\__REGISTRY__\STE\ngdbuild plj_xdb\tmp\ise\__REGISTRY__\STE\par plj_xdb\tmp\ise\__REGISTRY__\STE\trce plj_xdb\tmp\ise\__REGISTRY__\STE\xst plj_xdb\tmp\ise\__REGISTRY__\WebTalk\DesignDataCollection plj_xdb\tmp\ise\__OBJSTORE__\Autonym plj_xdb\tmp\ise\__OBJSTORE__\common plj_xdb\tmp\ise\__OBJSTORE__\ExpandedNetlistEngine plj_xdb\tmp\ise\__OBJSTORE__\HierarchicalDesign plj_xdb\tmp\ise\__OBJSTORE__\PnAutoRun plj_xdb\tmp\ise\__OBJSTORE__\ProjectNavigator plj_xdb\tmp\ise\__OBJSTORE__\ProjectNavigatorGui plj_xdb\tmp\ise\__OBJSTORE__\SrcCtrl plj_xdb\tmp\ise\__OBJSTORE__\STE plj_xdb\tmp\ise\__OBJSTORE__\WebTalk plj_xdb\tmp\ise\__OBJSTORE__\xreport plj_xdb\tmp\ise\__OBJSTORE__\_ProjRepoInternal_ plj_xdb\tmp\ise\__REGISTRY__\Autonym plj_xdb\tmp\ise\__REGISTRY__\bitgen plj_xdb\tmp\ise\__REGISTRY__\common plj_xdb\tmp\ise\__REGISTRY__\cpldfit plj_xdb\tmp\ise\__REGISTRY__\Cs plj_xdb\tmp\ise\__REGISTRY__\dumpngdio plj_xdb\tmp\ise\__REGISTRY__\ExpandedNetlistEngine plj_xdb\tmp\ise\__REGISTRY__\fuse plj_xdb\tmp\ise\__REGISTRY__\HierarchicalDesign plj_xdb\tmp\ise\__REGISTRY__\hprep6 plj_xdb\tmp\ise\__REGISTRY__\idem plj_xdb\tmp\ise\__REGISTRY__\map plj_xdb\tmp\ise\__REGISTRY__\netgen plj_xdb\tmp\ise\__REGISTRY__\ngc2edif plj_xdb\tmp\ise\__REGISTRY__\ngcbuild plj_xdb\tmp\ise\__REGISTRY__\ngdbuild plj_xdb\tmp\ise\__REGISTRY__\par plj_xdb\tmp\ise\__REGISTRY__\ProjectNavigator plj_xdb\tmp\ise\__REGISTRY__\ProjectNavigatorGui plj_xdb\tmp\ise\__REGISTRY__\runner plj_xdb\tmp\ise\__REGISTRY__\SrcCtrl plj_xdb\tmp\ise\__REGISTRY__\STE plj_xdb\tmp\ise\__REGISTRY__\taengine plj_xdb\tmp\ise\__REGISTRY__\trce plj_xdb\tmp\ise\__REGISTRY__\tsim plj_xdb\tmp\ise\__REGISTRY__\vhpcomp plj_xdb\tmp\ise\__REGISTRY__\vlogcomp plj_xdb\tmp\ise\__REGISTRY__\WebTalk plj_xdb\tmp\ise\__REGISTRY__\xpwr plj_xdb\tmp\ise\__REGISTRY__\xreport plj_xdb\tmp\ise\__REGISTRY__\XSLTProcess plj_xdb\tmp\ise\__REGISTRY__\xst plj_xdb\tmp\ise\__REGISTRY__\_ProjRepoInternal_ xst\dump.xst\plj.prj\ngx\notopt xst\dump.xst\plj.prj\ngx\opt plj_xdb\tmp\ise\__OBJSTORE__ plj_xdb\tmp\ise\__REGISTRY__ xst\dump.xst\plj.prj\ngx plj_xdb\tmp\ise simulation\work\bin_bcd simulation\work\chuli simulation\work\clk1 simulation\work\control simulation\work\count32 simulation\work\div simulation\work\div1000 simulation\work\fb_control simulation\work\jsq simulation\work\plj simulation\work\plj_tb simulation\work\seg7 simulation\work\tb_chuli simulation\work\_temp xst\dump.xst\plj.prj xst\work\vlg05 xst\work\vlg0A xst\work\vlg14 xst\work\vlg2B xst\work\vlg3E xst\work\vlg47 xst\work\vlg56 xst\work\vlg61 xst\work\vlg6D xst\work\vlg6E xst\work\vlg74 xst\work\vlg76 szplj3_xdb\tmp s4_xdb\tmp plj_xdb\tmp simulation\work szplj2_xdb\tmp szplj_xdb\tmp tmp\_cg xst\dump.xst xst\projnav.tmp xst\work szplj3_xdb prom s4_xdb _ngo _xmsgs plj_xdb simulation szplj2_xdb szplj_xdb templates tmp xst plj.v.bak