文件名称:PWM-IS
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
control Pulse width modulation (PWM) using VHDL code and Block schematic.the selection switch at the FPGA board is important to control the duty cycle of PWM.For example application that can be used is to control speed dc motor.-control Pulse width modulation (PWM) using VHDL code and Block schematic.the selection switch at the FPGA board is important to control the duty cycle of PWM.For example application that can be used is to control speed dc motor.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
PWM IS\50MHZ.bsf
......\altecc_encoder0.bsf
......\altecc_encoder0.cmp
......\altecc_encoder0.qip
......\altecc_encoder0.vhd
......\altpll0.bsf
......\altpll0.cmp
......\altpll0.inc
......\altpll0.ppf
......\altpll0.qip
......\altpll0.tdf
......\altpll0_waveforms.html
......\altpll1.bsf
......\altpll1.cmp
......\altpll1.inc
......\altpll1.ppf
......\altpll1.qip
......\altpll1.tdf
......\altpll1_wave0.jpg
......\altpll1_waveforms.html
......\altpll2.bsf
......\altpll2.inc
......\altpll2.ppf
......\altpll2.qip
......\altpll2.vhd
......\altpll2_wave0.jpg
......\altpll2_waveforms.html
......\blockclk.asm.rpt
......\blockclk.bdf
......\blockclk.done
......\blockclk.fit.rpt
......\blockclk.fit.summary
......\blockclk.flow.rpt
......\blockclk.map.rpt
......\blockclk.map.summary
......\blockclk.pin
......\blockclk.pof
......\blockclk.qpf
......\blockclk.qsf
......\blockclk.sim.rpt
......\blockclk.sof
......\blockclk.tan.rpt
......\blockclk.tan.summary
......\blockclk.vwf
......\clk.asm.rpt
......\clk.bsf
......\clk.done
......\clk.fit.rpt
......\clk.fit.summary
......\clk.flow.rpt
......\clk.map.rpt
......\clk.map.summary
......\clk.pin
......\clk.pof
......\clk.qpf
......\clk.qsf
......\clk.sof
......\clk.tan.rpt
......\clk.tan.summary
......\clk.vhd
......\clk.vhd.bak
......\clk_div.asm.rpt
......\clk_div.bsf
......\clk_div.done
......\clk_div.fit.rpt
......\clk_div.fit.summary
......\clk_div.flow.rpt
......\clk_div.map.rpt
......\clk_div.map.summary
......\clk_div.pin
......\clk_div.pof
......\clk_div.qpf
......\clk_div.qsf
......\clk_div.qws
......\clk_div.sof
......\clk_div.tan.rpt
......\clk_div.tan.summary
......\clk_div.vhd
......\clk_div_assignment_defaults.qdf
......\comparator.asm.rpt
......\comparator.bsf
......\comparator.done
......\comparator.fit.rpt
......\comparator.fit.summary
......\comparator.flow.rpt
......\comparator.map.rpt
......\comparator.map.summary
......\comparator.pin
......\comparator.pof
......\comparator.qpf
......\comparator.qsf
......\comparator.sof
......\comparator.tan.rpt
......\comparator.tan.summary
......\comparator.vhd
......\comparator.vhd.bak
......\comparator_assignment_defaults.qdf
......\db\altecc_encoder0.vhd
......\..\clk_div.db_info
......\..\clk_div.eco.cdb