文件名称:DDR2-verilog
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
ddr2的Verilog代码，包括时序控制，数据读取，利用verilog编写的ddr2控制器，在spartan6板子上得以验证，成功实现了FPGA与DDR2的通信。-ddr2 of Verilog code, including timing control, data is read using verilog prepared ddr2 controller board on spartan6 be verified, the successful implementation of the FPGA and DDR2 communications.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DDR2-verilog
............\Params.v
............\altclklock.v
............\chart
............\.....\图9-16.bmp
............\.....\图9-17.bmp
............\.....\图9-19.bmp
............\.....\图9-20.bmp
............\.....\图9-22.bmp
............\.....\图9-23.bmp
............\.....\图9-26.bmp
............\.....\图9-27.bmp
............\ddr.cr.mti
............\ddr.mpf
............\ddr_Command.v
............\ddr_control_interface.v
............\ddr_data_path.v
............\ddr_sdram.v
............\ddr_sdram_tb.v
............\note.txt
............\pll1.v
............\transcript
............\vsim.wlf
............\wave
............\....\ddr_command.bmp
............\....\ddr_control_interface.bmp
............\....\ddr_data_path.bmp
............\....\ddr_sdram.bmp
............\....\ddr_sdram_tb.bmp
............\work
............\....\_info
............\....\altclklock
............\....\..........\_primary.dat
............\....\..........\_primary.vhd
............\....\..........\verilog.asm
............\....\ddr_command
............\....\...........\_primary.dat
............\....\...........\_primary.vhd
............\....\...........\verilog.asm
............\....\ddr_control_interface
............\....\.....................\_primary.dat
............\....\.....................\_primary.vhd
............\....\.....................\verilog.asm
............\....\ddr_data_path
............\....\.............\_primary.dat
............\....\.............\_primary.vhd
............\....\.............\verilog.asm
............\....\ddr_sdram
............\....\.........\_primary.dat
............\....\.........\_primary.vhd
............\....\.........\verilog.asm
............\....\ddr_sdram_tb
............\....\............\_primary.dat
............\....\............\_primary.vhd
............\....\............\verilog.asm
............\....\mt46v4m16
............\....\.........\_primary.dat
............\....\.........\_primary.vhd
............\....\.........\verilog.asm
............\....\pll1
............\....\....\_primary.dat
............\....\....\_primary.vhd
............\....\....\transcript
............\....\....\verilog.asm