文件名称:verilog-ieee
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
The Verilog
¤
Hardware Descr iption Language (HDL) is defined in this standard. Verilog
HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because
it is both machine readable and human readable, it supports the development, verification,
synthesis, and testing of hardware designs the communication of hardware design data and the
maintenance, modification, and procurement of hardware. The primary audiences for this standard
are the implementors of tools supporting the language and advanced users of the language.
Keywords:
computer, computer languages, digital systems, electronic systems, hardware, hardware
descr iption languages, hardware design, HDL, PLI, programming language interface, Verilog
HDL, Verilog PLI, Verilog
¤-The Verilog
¤
Hardware Descr iption Language (HDL) is defined in this standard. Verilog
HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because
it is both machine readable and human readable, it supports the development, verification,
synthesis, and testing of hardware designs the communication of hardware design data and the
maintenance, modification, and procurement of hardware. The primary audiences for this standard
are the implementors of tools supporting the language and advanced users of the language.
Keywords:
computer, computer languages, digital systems, electronic systems, hardware, hardware
descr iption languages, hardware design, HDL, PLI, programming language interface, Verilog
HDL, Verilog PLI, Verilog
¤
¤
Hardware Descr iption Language (HDL) is defined in this standard. Verilog
HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because
it is both machine readable and human readable, it supports the development, verification,
synthesis, and testing of hardware designs the communication of hardware design data and the
maintenance, modification, and procurement of hardware. The primary audiences for this standard
are the implementors of tools supporting the language and advanced users of the language.
Keywords:
computer, computer languages, digital systems, electronic systems, hardware, hardware
descr iption languages, hardware design, HDL, PLI, programming language interface, Verilog
HDL, Verilog PLI, Verilog
¤-The Verilog
¤
Hardware Descr iption Language (HDL) is defined in this standard. Verilog
HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because
it is both machine readable and human readable, it supports the development, verification,
synthesis, and testing of hardware designs the communication of hardware design data and the
maintenance, modification, and procurement of hardware. The primary audiences for this standard
are the implementors of tools supporting the language and advanced users of the language.
Keywords:
computer, computer languages, digital systems, electronic systems, hardware, hardware
descr iption languages, hardware design, HDL, PLI, programming language interface, Verilog
HDL, Verilog PLI, Verilog
¤
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilog-ieee.pdf