文件名称:Vivek-Singh
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
VERILOG CODE FORFIR FILTER
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Vivek Singh\Existing
...........\........\Fully-Transposed Structure
...........\........\..........................\AdderInitial.v
...........\........\..........................\AdderLast.v
...........\........\..........................\AdderMiddle.v
...........\........\..........................\Delay.v
...........\........\..........................\Delay2.v
...........\........\..........................\Delay22.v
...........\........\..........................\Delay3.v
...........\........\..........................\Delay33.v
...........\........\..........................\Delay4.v
...........\........\..........................\Delay44.v
...........\........\..........................\Fully-Transposed Structure.bmp
...........\........\..........................\Fully-Transposed Structure.v
...........\........\..........................\Internal Block.v
...........\........\..........................\Multiplier.v
...........\........\Hybrid 1 FIR
...........\........\............\AdderInitial.v
...........\........\............\AdderLast.v
...........\........\............\AdderMiddle.v
...........\........\............\Delay.v
...........\........\............\Delay2.v
...........\........\............\Delay3.v
...........\........\............\Delay4.v
...........\........\............\Hybrid1FIR.bmp
...........\........\............\Hybrid1FIR.v
...........\........\............\Internal Block.bmp
...........\........\............\Internal Block.v
...........\........\............\Multiplier.v
...........\........\Hybrid 2 FIR
...........\........\............\AdderInitial.v
...........\........\............\AdderLast.v
...........\........\............\AdderMiddle.v
...........\........\............\Delay.v
...........\........\............\Delay2.v
...........\........\............\Delay3.v
...........\........\............\Delay4.v
...........\........\............\Fully Transposed Structure.v
...........\........\............\Hybrid2FIR.bmp
...........\........\............\Internal Block.v
...........\........\............\Multiplier.v
...........\Proposed
...........\........\Dff.v
...........\........\Dff.v.bak
...........\........\Paper
...........\........\.....\Generic FIR Filter.zip
...........\........\.....\Generic FIR Filter
...........\........\.....\..................\2x1Mux 4_TX.v
...........\........\.....\..................\Adder.v
...........\........\.....\..................\Arithmatic Unit.v
...........\........\.....\..................\AT.v
...........\........\.....\..................\Combined FIR Filter Decimal.bmp
...........\........\.....\..................\Combined FIR Filter.bmp
...........\........\.....\..................\Data Distribution Fianl Unit .v
...........\........\.....\..................\Data Distribution Unit .v
...........\........\.....\..................\Functional Unit.v
...........\........\.....\..................\Generic FIR Filter.v
...........\........\.....\..................\IPC New.v
...........\........\.....\..................\IPC New2.v
...........\........\.....\..................\IPC.v
...........\........\.....\..................\IRU.v
...........\........\.....\..................\Main Functional Unit.v
...........\........\.....\..................\Multiplier.v
...........\........\.....\..................\Non-Separable 2-D FIR Filter.v
...........\........\.....\..................\Proposed block-based unified structure.bmp
...........\........\.....\..................\Proposed block-based unified structure.v
...........\........\.....\..................\Register.v
...........\........\.....\..................\Selection_Unit.bmp
...........\........\.....\..................\Selection_Unit.v
...........\........\.....\..................\Seperable_2_D_FIR_Filter.v
...........\........\.....\..................\Shift Register Array.v
...........\........\.....\..................\Shift Register Unit.v
...........\........\.....\..................\SR Block New 1.v
...........\........\.....\..................\SR Block New.v
...........\........\....