文件名称:T01_UART_CORE
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。
介绍说明--下载内容均来自于网络,请自行研究使用
Verilog 实现的 UART串口读写控制核 参数化校验、时钟设置,完整工程(xilinx),包括文档、源码等。供学习参考,希望大家上传自己代码,共同提高,*小日本。-Verilog implementation of the UART serial port to read and write control nuclear parametric check, clock setting, complete project (Xilinx), including documentation, source code and so on. For learning reference, hope you upload your own code, improve together, little japanese.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
T01_UART_CORE
.............\01_Xilinx_Pro
.............\.............\UART_CORE
.............\.............\.........\fuse.log
.............\.............\.........\fuse.xmsgs
.............\.............\.........\fuseRelaunch.cmd
.............\.............\.........\ipcore_dir
.............\.............\.........\iseconfig
.............\.............\.........\.........\UART_CORE.projectmgr
.............\.............\.........\.........\UART_CORE.xreport
.............\.............\.........\isim
.............\.............\.........\isim.cmd
.............\.............\.........\isim.log
.............\.............\.........\....\isim_usage_statistics.html
.............\.............\.........\....\pn_info
.............\.............\.........\....\temp
.............\.............\.........\....\....\@test_@u@a@r@t_@c@o@r@e.sdb
.............\.............\.........\....\....\@u@a@r@t_@c@o@r@e.sdb
.............\.............\.........\....\....\glbl.sdb
.............\.............\.........\....\Test_UART_CORE_isim_beh.exe.sim
.............\.............\.........\....\...............................\isimcrash.log
.............\.............\.........\....\...............................\ISimEngine-DesignHierarchy.dbg
.............\.............\.........\....\...............................\isimkernel.log
.............\.............\.........\....\...............................\netId.dat
.............\.............\.........\....\...............................\Test_UART_CORE_isim_beh.exe
.............\.............\.........\....\...............................\tmp_save
.............\.............\.........\....\...............................\........\_1
.............\.............\.........\....\...............................\work
.............\.............\.........\....\...............................\....\m_00000000000725662178_2338868275.c
.............\.............\.........\....\...............................\....\m_00000000000725662178_2338868275.didat
.............\.............\.........\....\...............................\....\m_00000000000725662178_2338868275.nt.obj
.............\.............\.........\....\...............................\....\m_00000000001158853363_1099395310.c
.............\.............\.........\....\...............................\....\m_00000000001158853363_1099395310.didat
.............\.............\.........\....\...............................\....\m_00000000001158853363_1099395310.nt.obj
.............\.............\.........\....\...............................\....\m_00000000004093713498_2073120511.c
.............\.............\.........\....\...............................\....\m_00000000004093713498_2073120511.didat
.............\.............\.........\....\...............................\....\m_00000000004093713498_2073120511.nt.obj
.............\.............\.........\....\...............................\....\Test_UART_CORE_isim_beh.exe_main.c
.............\.............\.........\....\...............................\....\Test_UART_CORE_isim_beh.exe_main.nt.obj
.............\.............\.........\....\work
.............\.............\.........\....\....\@test_@u@a@r@t_@c@o@r@e.sdb
.............\.............\.........\....\....\@u@a@r@t_@c@o@r@e.sdb
.............\.............\.........\....\....\glbl.sdb
.............\.............\.........\Test_UART_CORE_beh.prj
.............\.............\.........\Test_UART_CORE_isim_beh.exe
.............\.............\.........\Test_UART_CORE_isim_beh.wdb
.............\.............\.........\Test_UART_CORE_stx_beh.prj
.............\.............\.........\UART_CORE.bld
.............\.............\.........\UART_CORE.cmd_log
.............\.............\.........\UART_CORE.gise
.............\.............\.........\UART_CORE.lso
.............\.............\.........\UART_CORE.ngc
.............\.............\.........\UART_CORE.ngd
.............\.............\.........\UART_CORE.ngr
.............\.............\.........\UART_CORE.prj
.............\.............\.........\UART_CORE.stx
.............\.............\.....