文件名称:Crazy_FPGA_Examples
- 所属分类：
- 图形图像处理(光照,映射..)
- 资源属性：
- [VHDL] [源码]
- 上传时间：
- 2014-10-22
- 文件大小：
- 9.26mb
- 下载次数：
- 0次
- 提 供 者：
- 微*
- 相关连接：
- 无
- 下载说明：
- 别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容均来自于网络，请自行研究使用
crazy bingo 韩彬将要出版的新书《FPGA设计技巧与案例开发详解》中的所有配套例程源码，主要涉及视频开发方向。-All the supporting source code routines crazy bingo Han Bin will be published book FPGA design techniques and case development explain in the video, mainly relates to the development direction of.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Crazy_FPGA_Examples\01_Counter_Design\dev\Counter_Design.qpf
...................\.................\...\Counter_Design.qsf
...................\.................\...\Counter_Design.qws
...................\.................\...\output_files\Counter_Design.asm.rpt
...................\.................\...\............\Counter_Design.done
...................\.................\...\............\Counter_Design.fit.rpt
...................\.................\...\............\Counter_Design.fit.smsg
...................\.................\...\............\Counter_Design.fit.summary
...................\.................\...\............\Counter_Design.flow.rpt
...................\.................\...\............\Counter_Design.jdi
...................\.................\...\............\Counter_Design.map.rpt
...................\.................\...\............\Counter_Design.map.summary
...................\.................\...\............\Counter_Design.pin
...................\.................\...\............\Counter_Design.sof
...................\.................\...\............\Counter_Design.sta.rpt
...................\.................\...\............\Counter_Design.sta.summary
...................\.................\...\VIP_System.sdc
...................\.................\...\VIP_System.sdc.bak
...................\.................\sim\Counter_Design_TB\Counter_Design.v
...................\.................\...\.................\Counter_Design_TB.cr.mti
...................\.................\...\.................\Counter_Design_TB.mpf
...................\.................\...\.................\Counter_Design_TB.v
...................\.................\...\.................\transcript
...................\.................\...\.................\vsim.wlf
...................\.................\...\.................\vsim_stacktrace.vstf
...................\.................\...\.................\wave.do
...................\.................\...\.................\.ork\@counter_@design\verilog.prw
...................\.................\...\.................\....\................\verilog.psm
...................\.................\...\.................\....\................\_primary.dat
...................\.................\...\.................\....\................\_primary.dbs
...................\.................\...\.................\....\................\_primary.vhd
...................\.................\...\.................\....\................_@t@b\verilog.prw
...................\.................\...\.................\....\.....................\verilog.psm
...................\.................\...\.................\....\.....................\_primary.dat
...................\.................\...\.................\....\.....................\_primary.dbs
...................\.................\...\.................\....\.....................\_primary.vhd
...................\.................\...\.................\....\_info
...................\.................\...\.................\....\.temp\vlog19ssna
...................\.................\...\.................\....\.....\vlog2zrsty
...................\.................\...\.................\....\.....\vlogik2gwb
...................\.................\...\.................\....\_vmake
...................\.................\.rc\Counter_Design.v
...................\.................\...\Counter_Design.v.bak
...................\.2-1_LED_Display_Design_8BitAddr\dev\LED_Display_Design.qpf
...................\................................\...\LED_Display_Design.qsf
...................\................................\...\LED_Display_Design.qws
...................\................................\...\LED_Display_Design.tcl
...................\................................\...\output_files\LED_Display_Design.asm.rpt
...................\................................\...\............\LED_Display_Design.cdf
...................\................................\...\............\LED_Display_Design.done
...................\................................\...\............\LED_Displ