文件名称:verilogsram
介绍说明－－下载内容均来自于网络，请自行研究使用
该文档为特权同学EMP240开发板上面的SRAM的操作，该实验实现了对 SRAM 的每一个地址进行遍历读写操作， 然后比对读写前后的数据是否正确，最后通过一个 LED 灯的亮灭进行指示，验证正常，源码和相关资料；-The document for the privileged students EMP240 development board on the operation of the SRAM above, the experiment achieved to traverse the SRAM each address read and write operations, both before and after the data is correct and matching, speaking, reading and writing, and finally, destroy the light of a LED lights to indicate that validation is normal, source code and related information
(系统自动生成,下载前可以参看下载内容)
下载文件列表
verilogsram\db\logic_util_heursitic.dat
...........\..\prev_cmp_sram_test.asm.qmsg
...........\..\prev_cmp_sram_test.eda.qmsg
...........\..\prev_cmp_sram_test.fit.qmsg
...........\..\prev_cmp_sram_test.map.qmsg
...........\..\prev_cmp_sram_test.qmsg
...........\..\prev_cmp_sram_test.tan.qmsg
...........\..\sram_test.amm.cdb
...........\..\sram_test.asm.qmsg
...........\..\sram_test.asm.rdb
...........\..\sram_test.asm_labs.ddb
...........\..\sram_test.cbx.xml
...........\..\sram_test.cmp.cdb
...........\..\sram_test.cmp.hdb
...........\..\sram_test.cmp.kpt
...........\..\sram_test.cmp.logdb
...........\..\sram_test.cmp.rdb
...........\..\sram_test.cmp0.ddb
...........\..\sram_test.db_info
...........\..\sram_test.eda.qmsg
...........\..\sram_test.fit.qmsg
...........\..\sram_test.hier_info
...........\..\sram_test.hif
...........\..\sram_test.idb.cdb
...........\..\sram_test.lpc.html
...........\..\sram_test.lpc.rdb
...........\..\sram_test.lpc.txt
...........\..\sram_test.map.cdb
...........\..\sram_test.map.hdb
...........\..\sram_test.map.logdb
...........\..\sram_test.map.qmsg
...........\..\sram_test.pre_map.cdb
...........\..\sram_test.pre_map.hdb
...........\..\sram_test.rtlv.hdb
...........\..\sram_test.rtlv_sg.cdb
...........\..\sram_test.rtlv_sg_swap.cdb
...........\..\sram_test.sgdiff.cdb
...........\..\sram_test.sgdiff.hdb
...........\..\sram_test.sld_design_entry.sci
...........\..\sram_test.sld_design_entry_dsc.sci
...........\..\sram_test.smart_action.txt
...........\..\sram_test.smp_dump.txt
...........\..\sram_test.sta.qmsg
...........\..\sram_test.sta.rdb
...........\..\sram_test.sta_cmp.5_slow.tdb
...........\..\sram_test.syn_hier_info
...........\..\sram_test.tis_db_list.ddb
...........\..\sram_test.tmw_info
...........\incremental_db\compiled_partitions\sram_test.db_info
...........\..............\...................\sram_test.root_partition.map.kpt
...........\..............\README
...........\simulation\modelsim\maxii_atoms.v
...........\..........\........\sram_test.sft
...........\..........\........\sram_test.vo
...........\..........\........\sram_test_modelsim.xrf
...........\..........\........\sram_test_v.sdo
...........\..........\........\tb_sramtest.v
...........\sram_test.asm.rpt
...........\sram_test.cdf
...........\sram_test.done
...........\sram_test.dpf
...........\sram_test.eda.rpt
...........\sram_test.fit.rpt
...........\sram_test.fit.smsg
...........\sram_test.fit.summary
...........\sram_test.flow.rpt
...........\sram_test.map.rpt
...........\sram_test.map.summary
...........\sram_test.pin
...........\sram_test.pof
...........\sram_test.qpf
...........\sram_test.qsf
...........\sram_test.qws
...........\sram_test.sta.rpt
...........\sram_test.sta.summary
...........\sram_test.tan.rpt
...........\sram_test.tan.summary
...........\sram_test.v
...........\sram_test_assignment_defaults.qdf
...........\incremental_db\compiled_partitions
...........\simulation\modelsim
...........\db
...........\incremental_db
...........\simulation
verilogsram