文件名称:uartdeverilog
介绍说明－－下载内容均来自于网络，请自行研究使用
uart的编写 采用verilog 绝对可以用-uart prepared using verilog can definitely use
(系统自动生成,下载前可以参看下载内容)
下载文件列表
uartverilog\db\my_uart_top.db_info
...........\..\my_uart_top.eco.cdb
...........\..\my_uart_top.sld_design_entry.sci
...........\my_uart_rx.v
...........\my_uart_top.asm.rpt
...........\my_uart_top.cdf
...........\my_uart_top.done
...........\my_uart_top.dpf
...........\my_uart_top.fit.rpt
...........\my_uart_top.fit.smsg
...........\my_uart_top.fit.summary
...........\my_uart_top.flow.rpt
...........\my_uart_top.map.rpt
...........\my_uart_top.map.smsg
...........\my_uart_top.map.summary
...........\my_uart_top.pin
...........\my_uart_top.pof
...........\my_uart_top.qpf
...........\my_uart_top.qsf
...........\my_uart_top.qws
...........\my_uart_top.tan.rpt
...........\my_uart_top.tan.summary
...........\my_uart_top.v
...........\my_uart_tx.v
...........\speed_select.v
...........\db
uartverilog