文件名称:da_80m_10m
介绍说明--下载内容均来自于网络,请自行研究使用
AD9747测试Verilog测试程序,FPGA为xilinx的SP6-the test program of AD9747,FPGA IS SP6
(系统自动生成,下载前可以参看下载内容)
下载文件列表
da_80m_10m\iseconfig\DA_TEST_Interface_board.projectmgr
..........\prj\ad_top.bgn
..........\...\ad_top.bin
..........\...\ad_top.bit
..........\...\ad_top.bld
..........\...\ad_top.cdc
..........\...\ad_top.cmd_log
..........\...\ad_top.drc
..........\...\ad_top.lso
..........\...\ad_top.ncd
..........\...\ad_top.ngc
..........\...\ad_top.ngd
..........\...\ad_top.ngr
..........\...\ad_top.pad
..........\...\ad_top.par
..........\...\ad_top.pcf
..........\...\ad_top.prj
..........\...\ad_top.ptwx
..........\...\ad_top.stx
..........\...\ad_top.syr
..........\...\ad_top.twr
..........\...\ad_top.twx
..........\...\ad_top.ucf
..........\...\ad_top.unroutes
..........\...\ad_top.ut
..........\...\ad_top.v
..........\...\ad_top.xpi
..........\...\ad_top.xst
..........\...\ad_top_bitgen.xwbt
..........\...\ad_top_cs.blc
..........\...\ad_top_cs.ngc
..........\...\ad_top_envsettings.html
..........\...\ad_top_guide.ncd
..........\...\ad_top_map.map
..........\...\ad_top_map.mrp
..........\...\ad_top_map.ncd
..........\...\ad_top_map.ngm
..........\...\ad_top_map.xrpt
..........\...\ad_top_ngdbuild.xrpt
..........\...\ad_top_pad.csv
..........\...\ad_top_pad.txt
..........\...\ad_top_par.xrpt
..........\...\ad_top_summary.html
..........\...\ad_top_summary.xml
..........\...\ad_top_usage.xml
..........\...\ad_top_xst.xrpt
..........\...\DA_TEST_Interface_board.gise
..........\...\DA_TEST_Interface_board.xise
..........\...\DA_TEST_Interface_board_ise12migration.zip
..........\...\ipcore_dir\clk_div\clk_div.ucf
..........\...\..........\.......\clk_div.xdc
..........\...\..........\.......\clk_wiz_v3_2_readme.txt
..........\...\..........\.......\doc\clk_wiz_ds709.pdf
..........\...\..........\.......\...\clk_wiz_gsg521.pdf
..........\...\..........\.......\...\clk_wiz_v3_2_readme.txt
..........\...\..........\.......\...\clk_wiz_v3_2_vinfo.html
..........\...\..........\.......\example_design\clk_div_exdes.v
..........\...\..........\.......\generate\clk_wiz_v3_2_generate.tcl
..........\...\..........\.......\........\clk_wiz_v3_2_model.tcl
..........\...\..........\.......\........\run_legacy_tcl_flow.tcl
..........\...\..........\.......\implement\implement.bat
..........\...\..........\.......\.........\implement.sh
..........\...\..........\.......\.........\planAhead_ise.bat
..........\...\..........\.......\.........\planAhead_ise.sh
..........\...\..........\.......\.........\planAhead_ise.tcl
..........\...\..........\.......\.........\planAhead_rdn.bat
..........\...\..........\.......\.........\planAhead_rdn.sh
..........\...\..........\.......\.........\planAhead_rdn.tcl
..........\...\..........\.......\.........\xst.prj
..........\...\..........\.......\.........\xst.scr
..........\...\..........\.......\simulation\clk_div_tb.v
..........\...\..........\.......\..........\functional\simcmds.tcl
..........\...\..........\.......\..........\..........\simulate_isim.bat
..........\...\..........\.......\..........\..........\simulate_isim.sh
..........\...\..........\.......\..........\..........\simulate_mti.do
..........\...\..........\.......\..........\..........\simulate_ncsim.sh
..........\...\..........\.......\..........\..........\simulate_vcs.sh
..........\...\..........\.......\..........\..........\ucli_commands.key
..........\...\..........\.......\..........\..........\vcs_session.tcl
..........\...\..........\.......\..........\..........\wave.do
..........\...\..........\.......\..........\..........\wave.sv
..........\...\..........\.......\..........\timing\clk_div_tb.v
..........\...\..........\.......\..........\......\sdf_cmd_file
..........\...\..........\.......\..........\......\simulate_mti.do
..........\...\..........\.......\..........\......\simulate_ncsim.sh
..........\...\..........\.......\..........\......\wave.do
..........\...\..........\clk_div.asy
..........\...\..........\clk_div.ejp
..........\...\..........\clk_div.gise
..........\...\..........\clk_div.sym
..........\...\..........\clk_div.v
..........\...\..........\clk_div.veo
..........\...\..........\clk_div.xco
.......