文件名称:v2s
介绍说明－－下载内容均来自于网络，请自行研究使用
A Verilog to HSpice converter. It converts structural Verilog to a HSpice netlist. The standard cell s netlist have to be included separatelly. It is not fully Verilog compliant.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
v2s.pl