文件名称:cic_cz
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
在altera平台用verilog硬件描述语言实现cic插值滤波，在modelsim软件中仿真通过，包含完整的工程代码，可以直接下载到FPGA中运行-In the Altera platform using Verilog hardware descr iption language CIC interpolation filter, through the simulation in Modelsim software, including the complete project code, can be directly downloaded to the FPGA operation
(系统自动生成,下载前可以参看下载内容)
下载文件列表
cic_cz
......\pro
......\scr
......\...\CIC插值滤波器.doc
......\...\CIC插值滤波器.docx
......\...\cic.cr.mti
......\...\cic.mpf
......\...\cic_interp24.v
......\...\cic_interp_arithmetic.v
......\...\derivative_filter.v
......\...\fir_analyz_out_data.m
......\...\fir_analyz_signal_data.m
......\...\monopole_integrator_first.v
......\...\multilevel_der_filter.v
......\...\multilevel_integrator.v
......\...\out_data.dat
......\...\signal_1m.dat
......\...\signal_data.dat
......\...\signal_gen0.v
......\...\sin_gen.m
......\...\tb_cic.v
......\...\vsim.wlf
......\...\work
......\...\....\_info
......\...\....\_temp
......\...\....\.....\vlogkdkhyi
......\...\....\.....\vlogrqi595
......\...\....\_vmake
......\...\....\cic_interp24
......\...\....\............\_primary.dat
......\...\....\............\_primary.dbs
......\...\....\............\_primary.vhd
......\...\....\............\verilog.asm
......\...\....\............\verilog.rw
......\...\....\cic_interp_arithmetic
......\...\....\.....................\_primary.dat
......\...\....\.....................\_primary.dbs
......\...\....\.....................\_primary.vhd
......\...\....\.....................\verilog.asm
......\...\....\.....................\verilog.rw
......\...\....\derivative_filter
......\...\....\.................\_primary.dat
......\...\....\.................\_primary.dbs
......\...\....\.................\_primary.vhd
......\...\....\.................\verilog.asm
......\...\....\.................\verilog.rw
......\...\....\monopole_integrator_first
......\...\....\.........................\_primary.dat
......\...\....\.........................\_primary.dbs
......\...\....\.........................\_primary.vhd
......\...\....\.........................\verilog.asm
......\...\....\.........................\verilog.rw
......\...\....\multilevel_der_filter
......\...\....\.....................\_primary.dat
......\...\....\.....................\_primary.dbs
......\...\....\.....................\_primary.vhd
......\...\....\.....................\verilog.asm
......\...\....\.....................\verilog.rw
......\...\....\multilevel_integrator
......\...\....\.....................\_primary.dat
......\...\....\.....................\_primary.dbs
......\...\....\.....................\_primary.vhd
......\...\....\.....................\verilog.asm
......\...\....\.....................\verilog.rw
......\...\....\signal_gen0
......\...\....\...........\_primary.dat
......\...\....\...........\_primary.dbs
......\...\....\...........\_primary.vhd
......\...\....\...........\verilog.asm
......\...\....\...........\verilog.rw
......\...\....\tb_cic
......\...\....\......\_primary.dat
......\...\....\......\_primary.dbs
......\...\....\......\_primary.vhd
......\...\....\......\verilog.asm
......\...\....\......\verilog.rw
......\...\无标题.png
......\...\滤波器操作说明(抽取和插值).doc
......\...\滤波器操作说明.doc
......\...\第八章__信号的抽取与插值.pdf
......\sim